NDLI: A fast additive normalization method for exponential computation

Content Provider	IEEE Xplore Digital Library
Author	Chichyang Chen Rui-Lin Chen Ming-Hwa Sheu
Copyright Year	2003
Description	Author affiliation: Dept. of Inf. Eng. & Comput. Sci., Feng Chia Univ., Taichung, Taiwan (Chichyang Chen; Rui-Lin Chen)
Abstract	Conventional additive normalization methods suffer from its linear convergence rate. We propose a new additive normalization method for the computation of exponential function. This new method can allow the values of the normalization factors be obtained directly from the remaining terms without any computation. Furthermore, the number of the normalization factors that are obtained in each normalization stage is twice that obtained from its previous stage. As a result, the convergence rate of our method is exponential. These two advantages of our new method can significantly enhance the speed and reduce the hardware cost of the additive normalization method. Based on our proposed additive normalization method, we have designed the architectures of a 24-bit exponential unit and a 53-bit exponential unit. From the results of our thorough simulations on the 24-bit unit, we have verified that our proposed algorithm and our error analysis method are correct.
Starting Page	286
Ending Page	293
File Size	323955
Page Count	8
File Format	PDF
ISBN	0769520030
DOI	10.1109/DSD.2003.1231955
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-09-01
Publisher Place	Turkey
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Convergence Hardware Computer science Costs Design methodology Computer architecture Computational modeling Analytical models Signal processing algorithms Error analysis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A hardware algorithm for fast digit on-line logarithmic computation with exponential convergence rate

Computer architecture for signal processing

A VS-LMS algorithm using normalized absolute estimation error

An efficient exponential algorithm with exponential convergence rate

A fast algorithm for linear convolution of discrete time signals

Potential speedup using decimal floating-point hardware

Some low power implementations of DSP algorithms

A division architecture combining Newton-Raphson approximations and direct methods iterations

On design strategies for parallel algorithms in signal processing using graph models

A fast additive normalization method for exponential computation

Similar Documents

A hardware algorithm for fast digit on-line logarithmic computation with exponential convergence rate

Computer architecture for signal processing

A VS-LMS algorithm using normalized absolute estimation error

An efficient exponential algorithm with exponential convergence rate

A fast algorithm for linear convolution of discrete time signals

Potential speedup using decimal floating-point hardware

Some low power implementations of DSP algorithms

A division architecture combining Newton-Raphson approximations and direct methods iterations

On design strategies for parallel algorithms in signal processing using graph models

A fast additive normalization method for exponential computation