NDLI: False-noise analysis for domino circuits

Content Provider	IEEE Xplore Digital Library
Author	Glebov, A. Gavrilov, S. Zolotov, V. Chanhee Oh Panda, R. Becer, M.
Copyright Year	2004
Description	Author affiliation: Microstyle, Moscow, Russia (Glebov, A.; Gavrilov, S.)
Abstract	High-performance digital circuits are facing increasingly severe noise problems due to cross-coupled noise injection. Traditionally, noise analysis tools use the conservative assumption that all neighbors of a net can switch simultaneously, producing the worst-case noise. However, due to logic correlations in the circuit, this worst-case noise may not be realizable, resulting in a so-called false noise failure. Some techniques for computing logic correlations have been designed targeting static CMOS circuits. However high performance microprocessors commonly use domino logic for their ALU. The domino circuits have lower noise margins than static CMOS circuits and are more sensitive to coupled noise. Any unnecessary pessimism of the noise analysis tool results in large number of false noise violations and either requires additional extensive SPICE simulations or circuit over-design. Unfortunately false noise analysis developed for static CMOS circuits fails to compute many logic correlations in domino circuits. In this paper we propose a novel technique of computing logic correlations in domino circuits. It takes into account the fact that both pull up and pull down networks of a domino gate can be in non conducting state. The proposed technique generates additional logic correlations for such states of domino gates. In order to improve the capability of logic correlation derivation technique we combine the resolution method with recursive learning algorithm. The proposed technique is implemented in an industrial noise analysis tool and tested on high performance ALU blocks.
Sponsorship	EDAA, EDA Consortium, IEEE Comput. Soc. TTTC IEEE Comput. Soc. DATC ECSI ACM/SIGDA RAS
Starting Page	784
Ending Page	789
File Size	245367
Page Count	6
File Format	PDF
ISBN	0769520855
ISSN	15301591
DOI	10.1109/DATE.2004.1268975
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-02-16
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit analysis Circuit noise CMOS logic circuits Switches Logic circuits Digital circuits Logic design Microprocessors Coupling circuits SPICE
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Analysis and Modeling of Crosstalk Noise in Domino CMOS Circuits

Abstract false-noise analysis for domino circuits.

Impact of technology scaling on the performance of domino CMOS logic

Digital noise coupling mechanisms in a 2.4 GHz LNA for heavily and lightly doped CMOS substrates

An automated shielding algorithm and tool for dynamic circuits

Adaptive Branch and Bound Using SAT to Estimate False Crosstalk

Speeding-up wide-fan in domino logic using a controlled strong PMOS keeper

Impact of Simultaneous Switching Noise on the Static behavior of Digital CMOS Circuits

Noise-aware domino logic design for deep submicron technology

False-noise analysis for domino circuits

Similar Documents

Analysis and Modeling of Crosstalk Noise in Domino CMOS Circuits

Abstract false-noise analysis for domino circuits.

Impact of technology scaling on the performance of domino CMOS logic

Digital noise coupling mechanisms in a 2.4 GHz LNA for heavily and lightly doped CMOS substrates

An automated shielding algorithm and tool for dynamic circuits

Adaptive Branch and Bound Using SAT to Estimate False Crosstalk

Speeding-up wide-fan in domino logic using a controlled strong PMOS keeper

Impact of Simultaneous Switching Noise on the Static behavior of Digital CMOS Circuits

Noise-aware domino logic design for deep submicron technology

False-noise analysis for domino circuits