NDLI: GENERIC: A Silicon Compiler Support Language

Content Provider	IEEE Xplore Digital Library
Author	Solworth, J.A.
Copyright Year	1986
Description	Author affiliation: Department of Computer Science, Cornell University, Ithaca, NY (Solworth, J.A.)
Abstract	We describe a support language, GENERIC, for producing high quality, general purpose layout in a silicon compiler. Since layout is the critical bottleneck to producing high-quality integrated circuits in silicon compilers, better methods are needed for this critical task. GENERIC forms a rich semantic base for describing and manipulating layout in a VLSI design system, enabling more complex layout to be generated. No particular design style is imposed by the language; Instead, operators and data structures are provided for efficient and effective manipulation of the layout. The operators form a more abstract basis for implementing layout strategies, and yet are still inherently efficient. Using the operators and data structures of GENERIC, a unification of extant techniques is presented, as well as extensions of the layout methodology in ways not possible with existing techniques. Furthermore, GENERIC contains a novel mechanism called planes which allows arbitrary topological manipulations in a way that guarantees design rule correctness.
Starting Page	524
Ending Page	530
File Size	912984
Page Count	7
File Format	PDF
ISBN	0818607025
ISSN	0738100X
DOI	10.1109/DAC.1986.1586138
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1986-06-29
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Silicon compiler Very large scale integration Integrated circuit layout Data structures Logic design Logic programming Computer science Circuit optimization Graphics Programmable logic arrays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Seeing the Forest and the Trees: Steiner Wirelength Optimization in Placement

HOPLA - PLA Optinization and Synthesis

An Over-The-Cell Router

The VLSI 'silicon compiler' design process

A methodology for custom VLSI layout

ABLE: A LISP-Based Layout Modeling Language with User-Definable Procedural Models for Storage/Logic Array Design

Optimal cell generation for dual independent layout styles

A high-density PLA macro and its layout generator

ALI: A Procedural Language to Describe VLSI Layouts

GENERIC: A Silicon Compiler Support Language

Similar Documents

Seeing the Forest and the Trees: Steiner Wirelength Optimization in Placement

HOPLA - PLA Optinization and Synthesis

An Over-The-Cell Router

The VLSI 'silicon compiler' design process

A methodology for custom VLSI layout

ABLE: A LISP-Based Layout Modeling Language with User-Definable Procedural Models for Storage/Logic Array Design

Optimal cell generation for dual independent layout styles

A high-density PLA macro and its layout generator

ALI: A Procedural Language to Describe VLSI Layouts

GENERIC: A Silicon Compiler Support Language