NDLI: A Monitor for Complex CAD Systems

Please wait, while we are loading the content...

2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC)

2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC)

2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC)

DAC Design Automation Conference 2012

2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC)

Design Automation Conference

2009 46th ACM/IEEE Design Automation Conference

2008 45th ACM/IEEE Design Automation Conference

2007 44th ACM/IEEE Design Automation Conference

2006 43rd ACM/IEEE Design Automation Conference

Proceedings. 42nd Design Automation Conference, 2005.

Proceedings. 41st Design Automation Conference, 2004.

Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451)

Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324)

Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232)

Proceedings 37th Design Automation Conference

Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361)

Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175)

Proceedings of the 34th Design Automation Conference

33rd Design Automation Conference Proceedings, 1996

32nd Design Automation Conference

31st Design Automation Conference

[1992] Proceedings 29th ACM/IEEE Design Automation Conference

28th ACM/IEEE Design Automation Conference

27th ACM/IEEE Design Automation Conference

26th ACM/IEEE Design Automation Conference

25th ACM/IEEE, Design Automation Conference.Proceedings 1988.

24th ACM/IEEE Design Automation Conference

23rd ACM/IEEE Design Automation Conference

DAC '86 [Cover]

DAC'86 Title Page

DAC'86 Copyright Page

Executive Committee

General Chairman's Message

1986 Program Committee

Call for Papers

Advance Registration Form - 24th Design Automation Conference

Table of contents

Keynote Address: IBM Perspectives on the Electrical Design Automation Industry

Fundamentals of Parallel Logic Simulation

Statistics on Logic Simulation

Exploiting Parallelism in a Switch-Level Simulation Machine

A Version Server for Computer-Aided Design Data

Semantics of CAD Objects for Generalized Databases

DOSS: A Storage System for Design Data

A Design Utility Manager: the ADAM Planning Engine

VLSI CAD Tool Integration Using the Ulysses Environment

An Expert-System Paradigm for Design

Tutorial on Parallel Processing for Design Automation Applications

Logic Synthesis and Optimization Benchmarks for the 1986 Design Automation Conference

SOCRATES: A System for Automatically Synthesizing and Optimizing Combinational Logic

MACDAS: Multi-level AND-OR Circuit Synthesis Using Two-Variable Function Generators

Technology Adaptation in Logic Synthesis

A New Algorithm for Floorplan Design

A Linear Algorithm to Find a Rectangular Dual of a Planar Triangulated

Two-Dimensional Compaction by 'Zone Refining'

Minplex - A Compactor that Minimizes the Bounding Rectangle and Individual Rectangles in a Layout

GEMS: An Automatic Layout Tool for MIMOLA Schematics

An Object-Oriented Visual Simulator for Microprogram Development

A Monitor for Complex CAD Systems

Automating the Generation of Interactive Interfaces

SIMMOS: A Multiple-Delay Switch-Level Simulator

SLS - A Fast Switch Level Simulator for Verification and Fault Coverage Analysis

MOS Circuit Models in Network C

CINNAMON: Coupled Integration and Nodal Analysis of MOS Networks

A Workstation-Based Mixed Mode Circuit Simulator

Generating Essential Primes for a Boolean Function with Multiple-Valued Inputs

A New Method for Verifying Sequential Circuits

A Logic Verifier Based on Boolean Comparison

Reasoning about Digital Systems Using Temporal Logic

SCAT - A New Statistical Timing Verifier in a Silicon Compiler System

An Accurate Delay Modeling Technique for Switch-Level Timing Verification

Yield of VLSI Circuits: Myths vs. Reality

Robust Test Generation Algorithm for Stuck-Open Fault in CMOS Circuits

Transistor-Level Test Generation for Physical Failures in CMOS Circuits

An Effective Test Generation System for Sequential Circuits

A Heuristic Chip-Level Test Generation Algorithm

HAL: A Multi-Paradigm Approach to Automatic Data Path Synthesis

A New Synthesis Algorithm for the MIMOLA Software System

Synthesis of VLSI Systems with the CAMAD Design Aid

Synthesis of Concurrent Modular Controllers from Algorithmic Descriptions

Simulated Annealing and Combinatorial Optimization

Integrated Placement/Routing in Sliced Layouts

On the Relative Placement and the Transportation Problem for Standard-Cell Layout

Analysis of Placement Procedures for VLSI Standard Cell Layout

An Overview of VHDL Language and Technology

A Tutorial Introduction to the Electronic Design Interchange Format

A Unified Treatment of PLA Faults by Boolean Differences

Design-for-Testability of PLA'S Using Statistical Cooling

Use of the Supscripted DALG in Submodule Testing with Applications in Cellular Arrays

Principles of Design Automation System for Very Large Scale Computer Design

An Extensive Logic Simulation Method of Very Large Scale Computer Design

Establishment of Higher Level Logic Design for Very Large Scale Computer

Computer Aided (CA) Tools Integration and Related Standards Development

Self-Testing with Correlated Faults

Automatic Generation of Self-Test Programs - A New Feature of the MIMOLA Design System

Efficient Spare Allocation in Reconfigurable Arrays

Incremental Logic Synthesis through Gate Logic Structure Identification

An Effective Delay Analysis System for a Large Scale Computer Design

Efficient Placement Algorithms Optimizing Delay for High-Speed ECL Masterslice LSI's

A Time and Space Efficient Net Extractor

Automated Extraction of SPICE Circuit Models from Symbolic Gate Matrix Layout with Pruning

A Technology Independent Approach to Hierarchical IC Layout Extraction

TimberWolf3.2: A New Standard Cell Placement and Global Routing Package

Vanguard: A Chip Physical Design System

Automated Layout Synthesis in the YASC Silicon Compiler

SEHWA: A Program for Synthesis of Pipelines

MAHA: A Program for Datapath Synthesis

PLEST: A Program for Area Estimation of VLSI Integrated Circuits

Using Bottom-Up Design Techniques in the Synthesis of Digital Hardware from Abstract Behavioral Descriptions

Hierarchical Global Wiring for Custom Chip Design

An Industrial World Channel Router for Non-Rectangular Channels

Chameleon: A New Multi-Layer Channel Router

Flow Graph Representation

A Design Rule Database System to Support Technology-Adaptable Applications

STL - A High Level Language for Simulation and Test

GENERIC: A Silicon Compiler Support Language

Knowledge-Based Expert Systems and Their Application

On Fault Modeling for Dynamic MOS Circuits

Effectiveness of Heuristics Measures for Automatic Test Pattern Generation

Mixed-Level Fault Coverage Estimation

Optimal Order of the VLSI IC Testing Sequence

Multiprocessor-Based Placement by Simulated Annealing

A New Routing Algorithm and Its Hardware Implementation

HAL II: A Mixed Level Hardware Logic Simulation System

An Empirical Analysis of the Performance of a Multiprocessor-Based Circuit Simulator

A Rule-Based Logic Circuit Synthesis System for CMOS Gate Arrays

Flute - A Floorplanning Agent for Full Custom VLSI Design

Knowledge-Based Optimal IIL Circuit Generator from Conventional Logic Circuit Descriptions

PEARL: An Expert System for Power Supply Layout

Automatic Placement A Review of Current Techniques

Panel: Floor Planning Systems

GENIE: A Generalized Array Optimizer for VLSI Synthesis

Comparisons of CMOS PLA and Polycell Representations of Control Logic

An Implementation of a State Assignment Heuristic

Escher--A Geometrical Layout System for Recursively Defined Circuits

MADMACS: A New VLSI Layout Macro Editor

A Language for Describing Rectilinear Steiner Tree Configurations.

Dual Quadtree Representation for VLSI Designs

Precedent-Based Manipulation of VLSI Structures

A Frame Based System for Representing Knowledge About VLSI Design: A Proposal

A Rule-Based Approach to Unifying Functional and Fault Simulation and Timing Verification

Plug-In Timing Models for an Abstract Timing Verifier

Delay Reduction Using Simulated Annealing

A New Approach to Multi-Layer PCB Routing with Short Vias

A Preprocessor for the Via Minimization Problem

Near-Optimal n-Layer Channel Routing

Principles of the SYCO Compiler

DATAPATH: A CMOS Data Path Silicon Assembler

An Intelligent Module Generator Environment

HAPPI: A Chip Compiler Based on Double-Level-Metal Technology

An Object-Oriented, Procedural Database for VLSI Chip Planning

An Automated Database Design Tool Using the ELKA Conceptual Model

A Database Interface for an Integrated CAD System

Rules-Based Object Clustering: A Data Structure for Symbolic VLSI Synthesis and Analysis

Simulating and Controlling the Effects of Transmission Line Impedance Mismatches

A Delay Test System for High Speed Logic LSI's

Router System for Printed Wiring Boards of Very High-Speed, Very Large-Scale Computers

Global Forced Hierarchical Router

Hierarchical Dynamic Router

A Parameter-Driven Router

Early Verification of Prototype Tooling for IC Designs

Algorithms for Global Routing

22nd ACM/IEEE Design Automation Conference

21st Design Automation Conference Proceedings

20th Design Automation Conference Proceedings

19th Design Automation Conference

18th Design Automation Conference

17th Design Automation Conference

16th Design Automation Conference

15th Design Automation Conference

30th ACM/IEEE Design Automation Conference

A Monitor for Complex CAD Systems

Content Provider	IEEE Xplore Digital Library
Author	Di Janni, A.
Copyright Year	1986
Description	Author affiliation: CSELT - Centro Studi E Laboratori Telecomunicazioni, Torino, Italy (Di Janni, A.)
Abstract	The complexity and number of CAD tools is increasing day by day. As a consequence the designer is faced with the problem of selecting the appropriate sequence of operations and of keeping in mind the current status of the design. This paper describes a flexible supervisor, called Monitor, based on an extended Petri Net model, that handles the interactions among a user definable set of tools. The designer, using this interface to the CAD system, has at his fingertips the updated situation of each subpart of the project that he is developing. A high degree of priority has been given to the friendliness and naturality of this supervisor: the user can really start using it without any training and manuals seem to be superflous.
Starting Page	145
Ending Page	151
File Size	648902
Page Count	7
File Format	PDF
ISBN	0818607025
ISSN	0738100X
DOI	10.1109/DAC.1986.1586081
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1986-06-29
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Monitoring Design automation Very large scale integration Telecommunications Graphics Switches Workstations Laboratories Integrated circuit layout Job design
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in