NDLI: An Empirical Analysis of the Performance of a Multiprocessor-Based Circuit Simulator

Content Provider	IEEE Xplore Digital Library
Author	Jacob, G.K. Newton, A.R. Pederson, D.O.
Copyright Year	1986
Description	Author affiliation: Department of Electrical Engineering and Computer Sciences, Electronics Research Laboratory, University of California, Berkeley, CA (Jacob, G.K.)
Abstract	Our original MSPLICE multiprocessor-based circuit simulator showed excellent efficiency with up to 10 processors. As shown in this paper, however, the efficiency of the program drops significantly when over 40 processors are used. A new generation of the MSPLICE program is described which shows high efficiency with up to 99 processors for three different benchmark circuits. Data is compared against predictions made from simulations of an ideal Gauss-Seidel machine model with unit delay, and the data as well as the model are evaluated in light of this comparison. The results from the new implementation are used to study actual limitations that arise as more processors are employed to solve the circuit simulation problem. A major problem identified is that of scheduling overhead and queue contention. Elimination of this bottleneck has led to significant performance improvement. Another bottleneck discovered in the original implementation was that of global data structure contention. Solutions for these and other problems have been implemented in MSPLICE and are currently being used to direct the continued development of the program.
Starting Page	588
Ending Page	593
File Size	726998
Page Count	6
File Format	PDF
ISBN	0818607025
ISSN	0738100X
DOI	10.1109/DAC.1986.1586147
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1986-06-29
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Performance analysis Analytical models Circuit simulation Computational modeling Circuit analysis Hardware Logic circuits Timing Equations Laboratories
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Cycle-based timing simulations using event-streams

Simulation techniques for VLSI circuits

A mixed-mode simulator for digital/analog VLSI circuits using an efficient timing simulation approach

MOTIS-An MOS timing simulator

FNSIM: a functional fault simulator for efficient testability analysis

Analysis of an associative array parallel logic simulator

An improved deductive fault simulator

The dynamic reduction of fault simulation

An efficient MOS VLSI timing simulator on parallel computers

An Empirical Analysis of the Performance of a Multiprocessor-Based Circuit Simulator

Similar Documents

Cycle-based timing simulations using event-streams

Simulation techniques for VLSI circuits

A mixed-mode simulator for digital/analog VLSI circuits using an efficient timing simulation approach

MOTIS-An MOS timing simulator

FNSIM: a functional fault simulator for efficient testability analysis

Analysis of an associative array parallel logic simulator

An improved deductive fault simulator

The dynamic reduction of fault simulation

An efficient MOS VLSI timing simulator on parallel computers

An Empirical Analysis of the Performance of a Multiprocessor-Based Circuit Simulator