NDLI: Microprocessor Systems Modeling with MODLAN

Content Provider	IEEE Xplore Digital Library
Author	Pawlak, A.
Copyright Year	1983
Description	Author affiliation: Silesian Technical University, Gliwice, Poland (Pawlak, A.)
Abstract	The paper presents a digital logic modeling system based on MODLAN language. MODLAN, the Hardware Description Language (HDL), is especially useful for hierarchical modeling of microprocessor systems. The modeling system supports both natural design philosophies, i.e., top-down and bottom-up. At each design stage a user is provided with MODLAN language constructs, enabling notation of his design concept and its verification through simulation. Algorithmic level, instruction level, and chip level of modeling may be distinguished during a design of microprocessor systems. The modeling environment presents its applicability during the whole design process. The functional description of a microprocessor system has been dealt with more deeply. Both aspects of functional definition methodology, i.e., module's logic/algorithm notation and module's timing relations are discussed. Special emphasis is placed on presentation of dynamics in a digital element model. Four-parameter delay model and special timing tests for input signal timing dependencies verification are imbedded in a functional module's definition. Finally, the user's requirements for hierarchical modeling of the microprocessor system have been stated. A brief presentation of the MODLAN language is illustrated with examples of microcomputer elements descriptions.
Starting Page	24
Ending Page	24
File Size	39753
Page Count	1
File Format	PDF
ISBN	0818600268
ISSN	0738100X
DOI	10.1109/DAC.1983.1585620
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1983-06-27
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Microprocessors Modeling Timing Logic Hardware design languages Algorithm design and analysis Process design Delay Testing Microcomputers
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Microprocessor Systems Modeling with MODLAN

Digital Logic Modeling System based on MODLAN

Chip-level modeling with HDLs

Microprocessor Testing Today

TITAC: design of a quasi-delay-insensitive microprocessor

Estimation of Execution Times of Process Control Algorithms on Microcomputers

Microprocessor systems modeling with MODLAN ( DAC '83 )

Microprocessor systems modeling with MODLAN ( DAC '83 )

Microprocessor control of DC motor drives

Microprocessor Systems Modeling with MODLAN

Similar Documents

Microprocessor Systems Modeling with MODLAN

Digital Logic Modeling System based on MODLAN

Chip-level modeling with HDLs

Microprocessor Testing Today

TITAC: design of a quasi-delay-insensitive microprocessor

Estimation of Execution Times of Process Control Algorithms on Microcomputers

Microprocessor systems modeling with MODLAN ( DAC '83 )

Microprocessor systems modeling with MODLAN ( DAC '83 )

Microprocessor control of DC motor drives

Microprocessor Systems Modeling with MODLAN