NDLI: Power network analysis using an adaptive algebraic multigrid approach

Please wait, while we are loading the content...

2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC)

2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC)

2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC)

DAC Design Automation Conference 2012

2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC)

Design Automation Conference

2009 46th ACM/IEEE Design Automation Conference

2008 45th ACM/IEEE Design Automation Conference

2007 44th ACM/IEEE Design Automation Conference

2006 43rd ACM/IEEE Design Automation Conference

Proceedings. 42nd Design Automation Conference, 2005.

Proceedings. 41st Design Automation Conference, 2004.

Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451)

Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451)

High-level formal verification of next-generation microprocessors

Verification strategy for integration 3G baseband SoC

Improvements in functional simulation addressing challenges in large, distributed industry projects

Reshaping EDA for power

A cost-driven lithographic correction methodology based on off-the-shelf sizing tools

Performance-impact limited area fill synthesis

Improved global routing through congestion estimation

Microarchitecture evaluation with physical planning

Energy-aware design techniques for differential power analysis protection

A timing-accurate modeling and simulation environment for networked embedded systems

Application of design patterns for hardware design

A fully programmable memory management system optimizing queue handling at multi gigabit rates

Design flow for HW/SW acceleration transparency in the thumbpod secure embedded system

Design techniques for sensor appliances: foundations and light compass case study

RF front end application and technology trends

4G terminals: how are we going to design them?

New techniques for non-linear behavioral modeling of microwave/RF ICs from simulation and nonlinear microwave measurements

COT - customer owned trouble

Random walks in a supply network

A static pattern-independent technique for power grid voltage integrity verification

Power network analysis using an adaptive algebraic multigrid approach

Power grid reduction based on algebraic multigrid principles

On-chip power supply network optimization using multigrid-based technique

Scalable modeling and optimization of mode transitions based on decoupled power management architecture

Optimal voltage allocation techniques for dynamically variable voltage processors

An energy reduction technique for multimedia application with tolerance to deadline misses

Xtream-fit: an energy-delay efficient data memory subsystem for embedded media processing

A new-enhanced constructive decomposition and mapping algorithm

Large-scale SOP minimization using decomposition and functional properties

Generalized cofactoring for logic function evaluation

Making cyclic circuits acyclic

The synthesis of cyclic combinational circuits

Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modeling

Analysis and minimization techniques for total leakage considering gate oxide leakage

Distributed sleep transistors network for power reduction

Implications of technology scaling on leakage reduction techniques

Static leakage reduction through simultaneous threshold voltage and state assignment

Emerging markets: design goes global

Timing optimization of FPGA placements by logic replication

Delay budgeting in sequential circuit with application on FPGA placement

Multilevel global placement with retiming

Force directed Mongrel with physical net constraints

Realizable parasitic reduction using generalized Y-/spl Delta/ transformation

Realizable RLCK circuit crunching

Efficient model order reduction including skin effect

Model order reduction of nonuniform transmission lines using integrated congruence transform

Partial task assignment of task graphs under heterogeneous resource constraints

Dynamic hardware/software partitioning: a first approach

Automatic application-specific instruction-set extensions under microarchitectural constraints

Instruction encoding synthesis for architecture exploration using hierarchical processor models

Quantum-dot cellular automata: computing by field polarization

Recent advances and future prospects in single-electronics

Mixed signals on mixed-signal: the right next technology

Coverage-oriented verification of Banias

Coverage directed test generation for functional verification using Bayesian networks

Do's and don'ts of CTL state coverage estimation

Constraint synthesis for environment modeling in functional verification

Automatic communication refinement for system level design

CoCo: a hardware/software platform for rapid prototyping of code compression technique

A tool for describing and evaluating hierarchical real-time bus scheduling policies

A transformation based algorithm for reversible logic synthesis

An arbitrary two-qubit computation in 23 elementary gates or less

Verilog HDL, powered by PLI: a suitable framework for describing and modeling asynchronous circuits at all levels of abstraction

On-chip logic minimization

Parameter variations and impact on circuits and microarchitecture

Death, taxes and failing chips

Computation and refinement of statistical bounds on circuit delay

Fast, cheap and under control: the next implementation fabric

Using a formal specification and a model checker to monitor and direct simulation

Advanced techniques for RTL debugging

Behavioral consistency of C and Verilog programs using bounded model checking

Re-use-centric architecture for a fully accelerated testbench environment

An effective capacitance based driver output model for on-chip RLC interconnects

Delay and slew metrics using the lognormal distribution

Blade and razor: cell and interconnect delay analysis using current-based models

Non-iterative switching window computation for delay-noise

Architecture-level performance evaluation of component-based embedded systems

An IDF-based trace transformation method for communication refinement

Schedulers as model-based design elements in programmable heterogeneous multiprocessors

A complexity effective communication model for behavioral modeling of signal processing applications

Leading-edge and future design challenges - is the classical EDA ready?

How to make efficient communication, collaboration, and optimization from system to chip

System-on-chip beyond the nanometer wall

A hybrid SAT-based decision procedure for separation logic with uninterpreted functions

Symbolic representation with ordered function templates

A Signal Correlation Guided ATPG solver and its applications for solving difficult industrial cases

Solving the latch mapping problem in an industrial setting

Static analysis of transaction-level models

Enabling scheduling analysis of heterogeneous systems with multi-rate data dependencies and rate intervals

Automatic trace analysis for logic of constraints

Accurate timing analysis by modeling caches, speculation and their interaction

NORM: compact model order reduction of weakly nonlinear systems

Analog and RF circuit macromodels for system-level analysis

Piecewise polynomial nonlinear model reduction

A TBR-based trajectory piecewise-linear algorithm for generating accurate low-order models for nonlinear analog circuits and MEMS

Toward efficient static analysis of finite-precision effects in DSP applications via affine arithmetic modeling

Automating the design of an asynchronous DLX microprocessor

High-level synthesis of asynchronous systems by data-driven decomposition

Using estimates from behavioral synthesis tools in compiler-directed design space exploration

A 16-bit mixed-signal microsystem with integrated CMOS-MEMS clock reference

Fractional-N frequency synthesizer design at the transfer function level using a direct closed loop realization algorithm

Characterizing the effects of clock jitter due to substrate noise in discrete-time /spl Delta///spl Sigma/ modulators

Computation of noise spectral density in switched capacitor circuits using the mixed-frequency-time technique

Symbolic analysis of analog circuits with hard nonlinearity

Nanometer design: place your bets

A scalable software-based self-test methodology for programmable processors

A scan BIST generation method using a Markov source and partial bit-fixing

Seed encoding with LFSRs and cellular automata

Efficient compression and application of deterministic patterns in a logic BIST architecture

Ultimate low cost analog BIST

Gain-based technology mapping for discrete-size cell libraries

An O(nlogn) time algorithm for optimal buffer insertion

Optimum positioning of interleaved repeaters in bidirectional buses

Synthesizing optimal filters for crosstalk-cancellation for high-speed buses

Fast timing-driven partitioning-based placement for island style FPGAs

Global resource sharing for synthesis of control data flow graphs on FPGAs

Compiler-generated communication for pipelined FPGA applications

Data communication estimation and reduction for reconfigurable systems

Clock-tree power optimization based on RTL clock-gating

Low-power design methodology for an on-chip with adaptive bandwidth capability

Power-aware issue queue design for speculative instructions

State-based power analysis for systems-on-chip

Libraries: LifeJacket or Straitjacket

Switch-level emulation

Designing fault tolerant systems into SRAM-based FPGAs

Determining appropriate precisions for signals in fixed-point IIR filters

Test generation for designs with multiple clocks

Enhancing diagnosis resolution for delay defects based upon statistical timing and statistical fault models

Using embedded infrastructure IP for SOC post-silicon verification

Using satisfiability in application-dependent testing of FPGA interconnects

Design of a 10GHz clock distribution network using coupled standing-wave oscillators

Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL

A reconfigurable signal processing IC with embedded FPGA and multiport Flash memory

Physical synthesis methodology for high performance microprocessors

A 1.3GHz fifth generation SPARC64 microprocessor

A 1.5GHz third generation Itanium 2 processor

Formal verification - prove it or pitch it

Algorithms in FastImp: a fast and wideband impedance extraction program for complicated 3-D geometries

Vector potential equivalent circuit based on PEEC inversion

On-chip interconnect-aware design and modeling methodology based on high bandwidth transmission line devices

An adaptive window-based susceptance extraction and its efficient implementation

Test application time and volume compression through seed overlapping

Test cost reduction for SOCs using TAMs and Lagrange multipliers

A cost-effective scan architecture for scan testing with nonscan test power and test application cost

On test data compression and n-detection test sets

A retargetable microarchitecture simulator

Instruction set compiled simulation: a technique for fast and flexible instruction set simulation

Automated synthesis of efficient binary decoders for retargetable software toolkits

Designing mega-ASICs in nanogate technologies

Architecting ASIC libraries and flows in nanometer era

Exploring regular fabrics to optimize the performance-cost trade-off

Pushing ASIC performance in a power envelope

An algebraic multigrid solver for analytical placement without layout based clustering

Wire length prediction based clustering and its application in placement

Dynamic global buffer planning optimization based on detail block locating and congestion analysis

Multilevel floorplanning/placement for large-scale modules using B*-trees

Checking satisfiability of a conjunction of BDDs

Learning from BDDs in SAT-based bounded model checking

A fast pseudo-Boolean constraint solver

Shatter: efficient symmetry-breaking for Boolean satisfiability

SAT-based unbounded symbolic model checking

Design of a 17-million gate network processor using a design factory

Hybrid hierarchical timing closure methodology for a high performance and low power DSP

Statistical estimation of leakage-induced power grid voltage drop considering within-die process variations

Temporofunctional crosstalk noise analysis

Static noise analysis with noise windows

Embedded intelligent SRAM

Improved indexing for cache miss reduction in embedded systems

Memory layout techniques for variables utilizing efficient DRAM access modes in embedded system design

Interprocedural optimizations for improving data cache performance of array-sensitive embedded applications

Tutorial: basic concepts in quantum circuits

Designing and implementing small quantum circuits and algorithms

A survey of techniques for energy efficient on-chip communication

Extending the lifetime of a network of battery-powered mobile devices by remote processing: a Markovian decision-based approach

Energy-aware MPEG-4 FGS streaming

A low-energy chip-set for wireless intercom

Optimal integer delay budgeting on directed acyclic graphs

Optimizations for a simulator construction system supporting reusable components

Statistical timing for parametric yield prediction of digital integrated circuits

Interconnect and noise immunity design for the Pentium/spl reg/ 4 processor

Crosstalk noise in FPGAs

Simple metrics for slew rate of RC circuits based on two circuit moments

Post-route gate sizing for crosstalk noise reduction

Performance trade-off analysis of analog circuits by normal-boundary intersection

Support vector machines for analog circuit performance representation

Efficient description of the design space of analog circuits

Architectural selection of A/D converters

Author/Panelist Index

Manipulation and characterization of molecular scale components

Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324)

Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232)

Proceedings 37th Design Automation Conference

Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361)

Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175)

Proceedings of the 34th Design Automation Conference

33rd Design Automation Conference Proceedings, 1996

32nd Design Automation Conference

31st Design Automation Conference

[1992] Proceedings 29th ACM/IEEE Design Automation Conference

28th ACM/IEEE Design Automation Conference

27th ACM/IEEE Design Automation Conference

26th ACM/IEEE Design Automation Conference

25th ACM/IEEE, Design Automation Conference.Proceedings 1988.

24th ACM/IEEE Design Automation Conference

23rd ACM/IEEE Design Automation Conference

22nd ACM/IEEE Design Automation Conference

21st Design Automation Conference Proceedings

20th Design Automation Conference Proceedings

19th Design Automation Conference

18th Design Automation Conference

17th Design Automation Conference

16th Design Automation Conference

15th Design Automation Conference

30th ACM/IEEE Design Automation Conference

Power network analysis using an adaptive algebraic multigrid approach

Content Provider	IEEE Xplore Digital Library
Author	Zhengyong Zhu Bo Yao Chug-Kuan Cheng
Copyright Year	2003
Description	Author affiliation: Dept. of Comput. Sci. & Eng., California Univ., San Diego, CA, USA (Zhengyong Zhu; Bo Yao; Chug-Kuan Cheng)
Abstract	In this paper, we introduce an efficient analysis method for the power network of general topology. The new approach is based on algebraic multigrid (AMG) method that can avoid the slow convergence of basic iterative methods. An innovative adaptive coarsening scheme is employed to further speed up the performance, taking advantage of the spatial variation of power supply noise. Experimental results show that our method is more than 100 times faster than SPICE3.
Starting Page	105
Ending Page	108
File Size	478085
Page Count	4
File Format	PDF
ISBN	1581136889
DOI	10.1109/DAC.2003.1218837
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-06-02
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Network topology Multigrid methods Voltage Circuit topology Circuit noise Algorithm design and analysis Circuit simulation Electromigration Network-on-a-chip Power grids
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in