NDLI: New Tool and New Process for Ultra High Performance for Metal/High-K Gate Dielectric Stack for Sub-45 nm CMOS Manufacturing

Content Provider	IEEE Xplore Digital Library
Author	Venkateshan, A. Singh, R. Poole, K.F.
Copyright Year	2007
Description	Author affiliation: Clemson Univ., Clemson (Venkateshan, A.; Singh, R.; Poole, K.F.)
Abstract	Off stage power dissipation and profitability are posing fundamental and practical challenges to the scaling of Si CMOS to its limit. With escalating developmental cost, off state leakage current related power dominates the CMOS heat dissipation problem making the necessity of reducing the gate leakage current density to zero, so that the designer will get relief to focus on other imposing challenges. To continue to make big gains, as we scale down from 45 nm it is important to reduce the tool cost and turn to high-k materials. In this paper we report the results of a new process and tool to deposit metal/high-k gate dielectric stack. Hafnium oxide dielectric of 0.39 nm EOT is deposited using monolayer photoassisted deposition process on a home-built system. Our process has also reliably demonstrated the success achieved with low process induced variation of the system and this is the driving factor to convincingly make this an attractive alternate choice to existing tools. The leakage current density value reported in this paper represents the lowest value reported by anyone in the open literature. This is a major breakthrough and will have major impact on the silicon IC manufacturing.
Starting Page	65
Ending Page	69
File Size	1775290
Page Count	5
File Format	PDF
ISBN	9781424412273
DOI	10.1109/RTP.2007.4383820
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-10-02
Publisher Place	Italy
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	CMOS process Manufacturing processes Leakage current Costs High K dielectric materials Power dissipation Profitability High-K gate dielectrics Hafnium oxide Silicon
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in