WebSite Logo
  • Content
  • Similar Resources
  • Metadata
  • Cite This
  • Log-in
  • Fullscreen
Log-in
Do not have an account? Register Now
Forgot your password? Account recovery
  1. International Symposium on Advanced Research in Asynchronous Circuits and Systems.
  2. Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001
  3. FLEETzero: an asynchronous switching experiment
Loading...

Please wait, while we are loading the content...

2015 21st IEEE International Symposium on Asynchronous Circuits and Systems
2014 20th IEEE International Symposium on Asynchronous Circuits and Systems
2013 IEEE 19th International Symposium on Asynchronous Circuits and Systems
2012 IEEE 18th International Symposium on Asynchronous Circuits and Systems
2011 17th IEEE International Symposium on Asynchronous Circuits and Systems
2010 IEEE Symposium on Asynchronous Circuits and Systems
2009 15th IEEE Symposium on Asynchronous Circuits and Systems
2008 14th IEEE International Symposium on Asynchronous Circuits and Systems
13th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'07)
12th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'06)
11th IEEE International Symposium on Asynchronous Circuits and Systems
10th International Symposium on Asynchronous Circuits and Systems, 2004. Proceedings.
Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings.
Proceedings Eighth International Symposium on Asynchronous Circuits and Systems
Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001
Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001
Asynchronous design and the pursuit of low power
Exploiting typical DSP data access patterns and asynchrony for a low power multiported register bank
A low-power self-timed Viterbi decoder
A multi-radix approach to asynchronous division
A practical comparison of asynchronous design styles
GasP: a minimal FIFO control
PCA-1: a fully asynchronous, self-reconfigurable LSI
Efficient exact two-level hazard-free logic minimization
Partial-order correctness-preserving properties of delay-insensitive circuits
Synchronous handshake circuits
An analysis of reshuffled handshaking expansions
Designing an asynchronous bus interface
Delay insensitive system-on-chip interconnect using 1-of-4 data encoding
Synthesis and implementation of a signal-type asynchronous data communication mechanism
Where are the async millionaires?
An asynchronous superscalar architecture for exploiting instruction-level parallelism
AMULET3i cache architecture
Performance evaluation of Cascade ALU architecture for asynchronous super-scalar processors
FLEETzero: an asynchronous switching experiment
Designing fast asynchronous circuits
Squaring the FIFO in GasP
How to achieve worst-case performance [self-timed circuit design]
Testing asynchronous circuits: help is on the way!
Author index
Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586)
Proceedings. Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems
Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems
Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems
Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems
Proceedings Second Working Conference on Asynchronous Design Methodologies
Proceedings of 1994 IEEE Symposium on Advanced Research in Asynchronous Circuits and Systems

Similar Documents

...
Communication-oriented computer architecture: data choreography

Article

...
Concentrators in ATM switching

Article

...
Long wires and asynchronous control

Article

...
Synchronous ATM switching fabrics

Article

...
Frame-Scheduling for Input-Queued Switches with Energy Reconfiguration Costs

Article

...
Fully asynchronous, robust, high-throughput arithmetic structures

Article

...
Atm Switching with Input queueing

Article

...
A growable packet (ATM) switch architecture: design principles and applications

Article

...
A Historical Perspective on Computer Arithmetic

Article

FLEETzero: an asynchronous switching experiment

Content Provider IEEE Xplore Digital Library
Author Coates, W.S. Lexau, J.K. Jones, I.W. Fairbanks, S.M. Sutherland, I.E.
Copyright Year 2001
Description Author affiliation: Sun Microsyst. Labs., Palo Alto, CA, USA (Coates, W.S.)
Abstract This paper describes a working chip, called FLEETzero, built to test an asynchronous switch fabric. The switch fabric transports 8-bit data items from any of eight sources to any of eight destinations. Measured throughput corresponds to approximately six gate-delays per data item, which in its 0.35 micron technology is in excess of 1.2 Giga-Data-Items per second (GDI/s); the corresponding latency through seven stages from source to destination is less than 4 nanoseconds. FLEETzero demonstrates a new family of high speed asynchronous control circuits, especially data-controlled branch and merge circuits that form the switch fabric. The FLEET concept may also herald a paradigm shift for computers. This new paradigm emphasizes data movement as the core action and contrasts with the traditional op code paradigm that focuses attention on logic and arithmetic instructions. The new paradigm promises outstanding throughput and many opportunities for optimization.
Sponsorship IEEE Comput. Soc. Tech. Committee on VLSI
Starting Page 173
Ending Page 182
File Size 784142
Page Count 10
File Format PDF
ISBN 0769510345
ISSN 15228681
DOI 10.1109/ASYNC.2001.914081
Language English
Publisher Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date 2001-03-11
Publisher Place USA
Access Restriction Subscribed
Rights Holder Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword Logic Switches Programming profession Fabrics Throughput Delay Arithmetic Circuits Costs Wires
Content Type Text
Resource Type Article
Subject Engineering
  • About
  • Disclaimer
  • Feedback
  • Sponsor
  • Contact
  • Chat with Us
About National Digital Library of India (NDLI)
NDLI logo

National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.

Learn more about this project from here.

Disclaimer

NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.

Feedback

Sponsor

Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.

Contact National Digital Library of India
Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302
See location in the Map
03222 282435
Mail: support@ndl.gov.in
Sl. Authority Responsibilities Communication Details
1 Ministry of Education (GoI),
Department of Higher Education
Sanctioning Authority https://www.education.gov.in/ict-initiatives
2 Indian Institute of Technology Kharagpur Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project https://www.iitkgp.ac.in
3 National Digital Library of India Office, Indian Institute of Technology Kharagpur The administrative and infrastructural headquarters of the project Dr. B. Sutradhar  bsutra@ndl.gov.in
4 Project PI / Joint PI Principal Investigator and Joint Principal Investigators of the project Dr. B. Sutradhar  bsutra@ndl.gov.in
Prof. Saswat Chakrabarti  will be added soon
5 Website/Portal (Helpdesk) Queries regarding NDLI and its services support@ndl.gov.in
6 Contents and Copyright Issues Queries related to content curation and copyright issues content@ndl.gov.in
7 National Digital Library of India Club (NDLI Club) Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach clubsupport@ndl.gov.in
8 Digital Preservation Centre (DPC) Assistance with digitizing and archiving copyright-free printed books dpc@ndl.gov.in
9 IDR Setup or Support Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops idr@ndl.gov.in
I will try my best to help you...
Cite this Content
Loading...