NDLI: Ring data location prediction scheme for Non-Uniform Cache Architectures

Content Provider	IEEE Xplore Digital Library
Author	Akioka, S. Feihui Li Malkowski, K. Raghavan, P. Kandemir, M. Irwin, M.J.
Copyright Year	2008
Description	Author affiliation: Pennsylvania State Univ., University Park, PA (Malkowski, K.; Raghavan, P.; Kandemir, M.; Irwin, M.J.) \|\| Waseda Univ., Tokyo (Akioka, S.)
Abstract	Increases in cache capacity are accompanied by growing wire delays due to technology scaling. Non-uniform cache architecture (NUCA) is one of proposed solutions to reducing the average access latency in such cache designs. While most of the prior NUCA work focuses on data placement, data replacement, and migration related issues, this paper studies the problem of data search (access) in NUCA. In our architecture we arrange sets of banks with equal access latency into rings. Our last access based (LAB) prediction scheme predicts the ring that is expected to contain the required data and checks the banks in that ring first for the data block sought. We compare our scheme to two alternate approaches: searching all rings in parallel, and searching rings sequentially. We show that our LAB ring prediction scheme reduces L2 energy significantly over the sequential and parallel schemes, while maintaining similar performance. Our LAB scheme reduces energy consumption by 15.9% relative to the sequential lookup scheme, and 53.8% relative to the parallel lookup scheme.
Starting Page	693
Ending Page	698
File Size	1608561
Page Count	6
File Format	PDF
ISBN	9781424426577
ISSN	10636404
DOI	10.1109/ICCD.2008.4751936
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-10-12
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delay Wire Energy consumption Topology Hardware Manufacturing processes System-on-a-chip Network-on-a-chip Costs History
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Ring Prediction for Non-Uniform Cache Architectures

LRU-PEA: A smart replacement policy for non-uniform cache architectures on chip multiprocessors

Nuca: a non-uniform cache access architecture for wire-delay dominated on-chip caches (2003).

No cache-coherence: A single-cycle ring interconnection for multi-core L1-NUCA sharing on 3D chips

An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches (2002)

An adaptive, nonuniform cache structure for wire-delay dominated on-chip caches (2002)

T-NUCA - a novel approach to non-uniform access latency cache architectures for 3D CMPs

Near-Optimal Cache Block Placement with Reactive Nonuniform Cache Architectures

Linear programming based techniques for synthesis of network-on-chip architectures

Ring data location prediction scheme for Non-Uniform Cache Architectures

Similar Documents

Ring Prediction for Non-Uniform Cache Architectures

LRU-PEA: A smart replacement policy for non-uniform cache architectures on chip multiprocessors

Nuca: a non-uniform cache access architecture for wire-delay dominated on-chip caches (2003).

No cache-coherence: A single-cycle ring interconnection for multi-core L1-NUCA sharing on 3D chips

An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches (2002)

An adaptive, nonuniform cache structure for wire-delay dominated on-chip caches (2002)

T-NUCA - a novel approach to non-uniform access latency cache architectures for 3D CMPs

Near-Optimal Cache Block Placement with Reactive Nonuniform Cache Architectures

Linear programming based techniques for synthesis of network-on-chip architectures

Ring data location prediction scheme for Non-Uniform Cache Architectures