NDLI: A study of reliability issues in clock distribution networks

Content Provider	IEEE Xplore Digital Library
Author	Todri, A. Marek-Sadowska, M.
Copyright Year	2008
Description	Author affiliation: ECE Dept., UCSB, Santa Barbara, CA (Todri, A.; Marek-Sadowska, M.)
Abstract	In this paper, we present a reliability study of clock mesh distribution networks. We analyze the electromigration (EM) phenomena and demonstrate their occurrence in clock mesh networks (CMN). Due to shrinking feature sizes in more advanced technologies, EM is becoming a more prominent reliability issue. Process variation, power supply noise, and clock gating are some of the factors that can increase electromigration in the clock mesh. We identity the potential EM branches by investigating current flows under various conditions. Our study shows that a clock mesh optimized for certain configurations of clock sinks may experience electromigration due to asymmetrical bidirectional currents flowing in some grid segments.
Starting Page	101
Ending Page	106
File Size	6718572
Page Count	6
File Format	PDF
ISBN	9781424426577
ISSN	10636404
DOI	10.1109/ICCD.2008.4751847
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-10-12
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Clocks Electromigration Mesh networks Current density Wires Heating Power supplies Stress Conductivity Microprocessors
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Multi-voltage domain clock mesh design

A Method for Improving Power Grid Resilience to Electromigration-Caused via Failures

The power of communication

Clock and power gating with timing closure

Clock mesh synthesis method using the Earth Mover's Distance under transformations

Current demand balancing: a technique for minimization of current surge in high performance clock-gated microprocessors

Low power IC clock tree design

WiT: Optimal Wiring Topology for Electromigration Avoidance

Mixing Drivers in Clock-Tree for Power Supply Noise Reduction

A study of reliability issues in clock distribution networks

Similar Documents

Multi-voltage domain clock mesh design

A Method for Improving Power Grid Resilience to Electromigration-Caused via Failures

The power of communication

Clock and power gating with timing closure

Clock mesh synthesis method using the Earth Mover's Distance under transformations

Current demand balancing: a technique for minimization of current surge in high performance clock-gated microprocessors

Low power IC clock tree design

WiT: Optimal Wiring Topology for Electromigration Avoidance

Mixing Drivers in Clock-Tree for Power Supply Noise Reduction

A study of reliability issues in clock distribution networks