NDLI: Gate planning during placement for gated clock network

Content Provider	IEEE Xplore Digital Library
Author	Weixiang Shen Yici Cai Xianlong Hong Jiang Hu
Copyright Year	2008
Description	Author affiliation: Dept.of Electr. & Comput. Eng., Texas A&M Univ., College Station, TX (Jiang Hu) \|\| Dept.of Comput. Sci. & Technol., Tsinghua Univ., Beijing (Weixiang Shen; Yici Cai; Xianlong Hong)
Abstract	Clock gating is a popular technique for reducing power dissipation in clock network. Although there have been numerous research efforts on clock gating, the previous approaches still have a significant weakness. That is, they usually construct a gated clock tree after cell placement, i.e., cell placement is performed without considering clock gating and may generate a solution unfriendly to subsequent gated clock tree construction. As a result, the control gates inserted in the tree construction is very likely to cause cell overlap. Even though the overlap can be eventually removed in placement legalization, remarkable wirelength/power overhead is incurred. In this paper, we propose a gate planning technique which is integrated with a partition-based cell placer. During cell placement, the planning judiciously inserts clock gates based on power estimation. In addition, pseudo edges are inserted between clock gates and registers in order to reduce clock wirelength and enable long shut-off periods. At the end, when a relatively detailed placement is obtained, a post-processing is performed to degrade the inefficient clock gates to clock buffers. We compared our approach with recent previous works on ISCAS89 benchmark circuits. Our method reduces the clock tree wirelength and power by 22.06% and 40.80%, respectively, with a very limited increase on signal nets wirelength and power compared with the conventional (register-oblivious) placement. The results also indicate that our algorithm outperforms the clock-gating-oblivious placement on power reduction and performance improvement.
Starting Page	128
Ending Page	133
File Size	551422
Page Count	6
File Format	PDF
ISBN	9781424426577
ISSN	10636404
DOI	10.1109/ICCD.2008.4751851
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-10-12
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Clocks Logic gates Power dissipation Circuits Power engineering and energy Routing Technology planning Computer networks Power engineering computing Electronic design automation and methodology
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An Effective Gated Clock Tree Design Based on Activity and Register Aware Placement

Fast Power- and Slew-Aware Gated Clock Tree Synthesis

Charge-recovery power clock generators for adiabatic logic circuits

Useful-skew clock routing with gate sizing for low power design

A Reconfigurable Clock Polarity Assignment Flow for Clock Gated Designs

Type-matching clock tree for zero skew clock gating

Clock-Gating in FPGAs: A Novel and Comparative Evaluation

Synthesis of Fredkin-Toffoli reversible networks

A new methodology for the design of asynchronous digital circuits

Gate planning during placement for gated clock network

Similar Documents

An Effective Gated Clock Tree Design Based on Activity and Register Aware Placement

Fast Power- and Slew-Aware Gated Clock Tree Synthesis

Charge-recovery power clock generators for adiabatic logic circuits

Useful-skew clock routing with gate sizing for low power design

A Reconfigurable Clock Polarity Assignment Flow for Clock Gated Designs

Type-matching clock tree for zero skew clock gating

Clock-Gating in FPGAs: A Novel and Comparative Evaluation

Synthesis of Fredkin-Toffoli reversible networks

A new methodology for the design of asynchronous digital circuits

Gate planning during placement for gated clock network