NDLI: Cluster-level simultaneous multithreading for VLIW processors

Content Provider	IEEE Xplore Digital Library
Author	Gupta, M. Sanchez, F. Llosa, J.
Copyright Year	2007
Description	Author affiliation: Dept. of Comput. Archit., Univ. Politec. de Catalunya, barcelona (Gupta, M.; Sanchez, F.; Llosa, J.)
Abstract	Clustered VLIW embedded processors have become widespread due to benefits of simple hardware and low power. However, while some applications exhibit large amounts of instruction level parallelism (ILP) and benefit from very wide machines, others have little ILP, which wastes precious resources in wide processors. Simultaneous multithreading (SMT) is a well known technique that improves resource utilization by exploiting thread level parallelism at the instruction grain level. However, implementing SMT for VLIWs requires complex structures. In this paper, we propose CSMT (cluster-level simultaneous multithreading) to allow some degree of SMT in clustered VLIW processors with minimal hardware cost and complexity. CSMT considers the set of operations that execute simultaneously in a given cluster (named bundle) as the assignment unit. All bundles belonging to a VLIW instruction from a given thread are issued simultaneously. To minimize cluster conflicts between threads, a very simple hardware- based cluster renaming mechanism is proposed. The experimental results show that CSMT significantly improves ILP when compared with other multithreading approaches suited for VLIW. For instance, with 4 threads CSMT shows an average speedup of 113% over a single-thread VLIW architecture and 36% over interleaved multithreading (IMT). In some cases, speedup can be as high as 228% over single thread architecture and 97% over IMT.
Starting Page	121
Ending Page	128
File Size	965601
Page Count	8
File Format	PDF
ISBN	9781424412570
ISSN	10636404
DOI	10.1109/ICCD.2007.4601890
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-10-07
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Program processors Hardware Multithreading Pipelines Registers Benchmark testing Computer architecture
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

CSMT: Simultaneous Multithreading for Clustered VLIW Processors

HAFIX: Hardware-Assisted Flow Integrity eXtension

A Novel Phase-Based Low Overhead Fault Tolerance Approach for VLIW Processors

Cluster-level simultaneous multithreading for vliw processors.

Investigating a four-issue deterministic VLIW architecture for real-time systems

Support for dynamic issue width in VLIW processors using generic binaries

Merge Logic for Clustered Multithreaded VLIW Processors

Dynamic thread resizing for speculative multithreaded processors

Architecture design space exploration of run-time scalable issue-width processors

Cluster-level simultaneous multithreading for VLIW processors

Similar Documents

CSMT: Simultaneous Multithreading for Clustered VLIW Processors

HAFIX: Hardware-Assisted Flow Integrity eXtension

A Novel Phase-Based Low Overhead Fault Tolerance Approach for VLIW Processors

Cluster-level simultaneous multithreading for vliw processors.

Investigating a four-issue deterministic VLIW architecture for real-time systems

Support for dynamic issue width in VLIW processors using generic binaries

Merge Logic for Clustered Multithreaded VLIW Processors

Dynamic thread resizing for speculative multithreaded processors

Architecture design space exploration of run-time scalable issue-width processors

Cluster-level simultaneous multithreading for VLIW processors