NDLI: A position-insensitive finished store buffer

Content Provider	IEEE Xplore Digital Library
Author	Gunadi, E. Lipasti, M.H.
Copyright Year	2007
Description	Author affiliation: Electr. & Comput. Eng. Dept., Wisconsin Univ., Madison, WI (Gunadi, E.; Lipasti, M.H.)
Abstract	This paper presents the finished store buffer (or FSB), an alternative and position-insensitive approach for building a scalable store buffer for an out-of-order processor. Exploiting the fact that only a small portion of in-flight stores are done executing (i.e. finished) and waiting for retirement, we are able to build a much smaller and more scalable store buffer. Our study shows that we only need at most half of the number of entries in a conventional store queue if we buffer only the stores that have finished execution. Entries in the store buffer are allocated at issue and disallocated on retirement. A clever encoder circuit is used to provide positional searches without an explicitly positional queue structure. While reducing the access latency and power consumption significantly, our technique has virtually no detrimental effect on per-cycle performance (IPC).
Starting Page	105
Ending Page	112
File Size	512006
Page Count	8
File Format	PDF
ISBN	9781424412570
ISSN	10636404
DOI	10.1109/ICCD.2007.4601888
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-10-07
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Position-Insensitive Finished Store Buffer

Specification and design of a quasi-delay-insensitive Java card microprocessor

Xpipes: a latency insensitive parameterized network-on-chip architecture for multiprocessor SoCs

Practical completion detection for 2-of-N delay-insensitive codes

Xpipes: A latency insensitive parameterized network-on-chip architecture for multi-processor SoCs

A simple latency tolerant processor

Trace-level speculative multithreaded architecture

Position estimation of a jointed mobile robot

A scheme for implementing address translation storage buffers

A position-insensitive finished store buffer

Similar Documents

A Position-Insensitive Finished Store Buffer

Specification and design of a quasi-delay-insensitive Java card microprocessor

Xpipes: a latency insensitive parameterized network-on-chip architecture for multiprocessor SoCs

Practical completion detection for 2-of-N delay-insensitive codes

Xpipes: A latency insensitive parameterized network-on-chip architecture for multi-processor SoCs

A simple latency tolerant processor

Trace-level speculative multithreaded architecture

Position estimation of a jointed mobile robot

A scheme for implementing address translation storage buffers

A position-insensitive finished store buffer