NDLI: Development of redesign process for digital VLSI system

Content Provider	IEEE Xplore Digital Library
Author	Chin-Long Wey
Copyright Year	1997
Description	Author affiliation: Dept. of Electr. Eng., Michigan State Univ., East Lansing, MI, USA (Chin-Long Wey)
Abstract	Re-engineering of electronic circuits has received considerable interest in the design automation community. Re-engineering is the examination and alternation of a system to reconstitute it in a new form, which potentially involves changes at the requirements, design, and implementation level. This paper deals with "redesign" problem in which the original implementation information is either missing or incomplete. Given a target circuit with a test set and blocks of missing gates, a circuit is redesignable if the transfer function of each block of missing gates can be derived from the partial knowledge in existing implementation. The derived transfer functions are then used to construct the missing blocks. This paper presents a redesign process for digital circuits and systems.
Starting Page	1001
Ending Page	1004
File Size	429975
Page Count	4
File Format	PDF
ISBN	0780336941
DOI	10.1109/MWSCAS.1997.662245
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1997-08-06
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Very large scale integration Transfer functions Design automation Circuit testing Digital circuits Reverse engineering Electronic circuits Process design Circuit simulation Fault diagnosis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Testing VLSI circuits from VHDL descriptions

A discrete event systems approach to online testing of digital VLSI circuits

Integrating an Electron-Beam System into VLSI Fault Diagnosis

Test counting: a tool for VLSI testing

CAD tools for designing VLSI in Japan

A fast algorithm for critical path tracing in VLSI digital circuits

Fault diagnosis assistant (VLSI chips)

A Two-Pass Diagnosis Method for Accurately Locating Logic Faults in VLSI Circuits

Register-transfer level fault modeling and test evaluation techniques for VLSI circuits

Development of redesign process for digital VLSI system

Similar Documents

Testing VLSI circuits from VHDL descriptions

A discrete event systems approach to online testing of digital VLSI circuits

Integrating an Electron-Beam System into VLSI Fault Diagnosis

Test counting: a tool for VLSI testing

CAD tools for designing VLSI in Japan

A fast algorithm for critical path tracing in VLSI digital circuits

Fault diagnosis assistant (VLSI chips)

A Two-Pass Diagnosis Method for Accurately Locating Logic Faults in VLSI Circuits

Register-transfer level fault modeling and test evaluation techniques for VLSI circuits

Development of redesign process for digital VLSI system