NDLI: Design and exploration tools for deep submicron systems

Content Provider	IEEE Xplore Digital Library
Author	Min Xu Kurdahi, F.J.
Copyright Year	1997
Description	Author affiliation: Dept. of Inf. & Comput. Sci., California Univ., Irvine, CA, USA (Min Xu; Kurdahi, F.J.)
Abstract	The importance of effective and efficient accounting of layout effects is well-established in High-Level Synthesis (HLS), since it allows more realistic exploration of the design space and the generation of solutions with predictable metrics. This feature is highly desirable in order to avoid unnecessary iterations through the design process. In this paper, we address the problem of layout-driven scheduling-binding as these steps have a direct relevance on the final performance of the design. By producing not only an RTL netlist but also an approximate physical topology of implementation at the chip level, we ensure that the solution will perform at the predicted metric once implemented, thus avoiding unnecessary delays in the design process.
Starting Page	1134
Ending Page	1137
File Size	551101
Page Count	4
File Format	PDF
ISBN	0780336941
DOI	10.1109/MWSCAS.1997.662277
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1997-08-06
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	High level synthesis Phased arrays Process design Algorithm design and analysis Field programmable gate arrays Topology Delay Design methodology Output feedback Time factors
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

PAHLS: towards run-time synthesis for FPGAs

Using estimates from behavioral synthesis tools in compiler-directed design space exploration

Layout-driven high level synthesis for FPGA based architectures

Universal Tools And Synthesis For FPGAs

Verilog HDL based FPGA design

Design space exploration of multiple loops on FPGAs using high level synthesis

Coprocessor design space exploration using high level synthesis

Automated RTR temporal partitioning for reconfigurable embedded real-time system design

Layout-driven RTL binding techniques for high-level synthesis

Design and exploration tools for deep submicron systems

Similar Documents

PAHLS: towards run-time synthesis for FPGAs

Using estimates from behavioral synthesis tools in compiler-directed design space exploration

Layout-driven high level synthesis for FPGA based architectures

Universal Tools And Synthesis For FPGAs

Verilog HDL based FPGA design

Design space exploration of multiple loops on FPGAs using high level synthesis

Coprocessor design space exploration using high level synthesis

Automated RTR temporal partitioning for reconfigurable embedded real-time system design

Layout-driven RTL binding techniques for high-level synthesis

Design and exploration tools for deep submicron systems