NDLI: Performance-driven placement of multi-million-gate circuits

Content Provider	IEEE Xplore Digital Library
Author	Yih-Chih Chou Youn-Long Lin
Copyright Year	2001
Description	Author affiliation: Dept. of Comput. Sci., Tsing Hua Univ., Hsin-Chu, Taiwan (Yih-Chih Chou)
Abstract	We survey recent development in placement technology for VLSI layout. In the very deep submicron era, we have to deal with two issues: huge design complexity and wiring-delay dominance of circuit performance. Ever increasing functionality demand and exponentially growing technology capacity together make layout of multi-million-gate circuits everyday work. Because of high-performance requirement and time-to-market pressure, we need effective layout methodologies and tools to help timing-closure. The most natural approach to deal with high complexity is hierarchical placement based on the "divide-and-conquer" paradigm. We will describe how to take advantage of the circuit hierarchy information either passed down from the high-level description or extracted from the netlist structure. Placement will largely determine the circuit performance because it determines the wiring delay, which dominates the gate delay portion in the overall path delay. It must satisfy timing constraints on large number of paths imposed by the front-end synthesis tool; otherwise, we will run into the timing-closure problem. We will present techniques for conveying the path timing constraints to the placement process as well as ECO operations such as resynthesis, logic restructuring/replication, and retiming. This tutorial will conclude with a list of possible directions for future research.
Sponsorship	Chinese Inst. Electron.
Starting Page	1
Ending Page	11
File Size	1073094
Page Count	11
File Format	PDF
ISBN	0780366778
DOI	10.1109/ICASIC.2001.982486
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-10-23
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Wire Delay Timing Very large scale integration Circuit optimization Routing Computer science Time to market Data mining Wiring
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in