NDLI: Reconfigurable blocks for digital power electronics applications in FPGA

Content Provider	IEEE Xplore Digital Library
Author	Gangani, J. Samant, A. Rao, Y.S.
Copyright Year	2011
Description	Author affiliation: Department of Electronics, Sardar Patel Institute of Technology, Mumbai, India 400058 (Gangani, J.; Samant, A.) \|\| Department of Electronics & Telecomm., Sardar Patel Institute of Technology, Mumbai, India 400058 (Rao, Y.S.)
Abstract	Power electronics control algorithms are relying increasingly on digital discrete-time implementation of basic blocks for development of power electronics applications. Flexible reconfigurable blocks capable of handling these algorithms in realtime is necessary. This paper discusses the effect of hardwaresoftware partition and hardware accelerators on performance of basic modules. It is concerned with real-time implementation of a Bang-Bang digital PLL and a sinusoidal pulse width modulator on MSP-FPGA platform as reconfigurable blocks in order to reduce calculation time drastically and to perform computations within very stringent time frames based on parallel processing hardware circuit. MSP provides real-time data samples to Spartan 3 FPGA using 12-bit in-built ADC. In order to highlight the performance of above mentioned modules in FPGA, experimental time frames and power consumption estimation are reported and the advantages of FPGA based reconfigurable hardware are indicated.
Starting Page	2059
Ending Page	2064
File Size	1008435
Page Count	6
File Format	PDF
ISBN	9781424480845
ISSN	10482334
e-ISBN	9781424480852
DOI	10.1109/APEC.2011.5744880
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-03-06
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Hardware Phase locked loops Software Power electronics Pulse width modulation Oscillators Sinusoidal pulse width modulator Hardware-software co-design FPGA MSP Bang-Bang PLL
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Hybrid DPWM with Digital Delay-Locked Loop

An FPGA-Based Linear All-Digital Phase-Locked Loop

FPGA implementation of reconfigurable frequency demodulators

Phase-Locked Loop Based on Selective Harmonics Elimination for Utility Applications

FPGA design of a variable sampling period PLL with a Digital Notch Filter for distorted grids

FPGA Implementation of a Three-Phase PLL and a Space Vector Modulator of a Matrix Converter for Future Electric Vehicles

Implementation of Sinusoidal Pulse Width Modulation for Matrix Converter using FPGA

FPGA-Based All Digital Phase-Locked Loop Controlled Induction Heating Power Supply Operating at Optimized ZVS Mode

Design and implementation of FPGA based high resolution digital pulse width modulator

Reconfigurable blocks for digital power electronics applications in FPGA

Similar Documents

Hybrid DPWM with Digital Delay-Locked Loop

An FPGA-Based Linear All-Digital Phase-Locked Loop

FPGA implementation of reconfigurable frequency demodulators

Phase-Locked Loop Based on Selective Harmonics Elimination for Utility Applications

FPGA design of a variable sampling period PLL with a Digital Notch Filter for distorted grids

FPGA Implementation of a Three-Phase PLL and a Space Vector Modulator of a Matrix Converter for Future Electric Vehicles

Implementation of Sinusoidal Pulse Width Modulation for Matrix Converter using FPGA

FPGA-Based All Digital Phase-Locked Loop Controlled Induction Heating Power Supply Operating at Optimized ZVS Mode

Design and implementation of FPGA based high resolution digital pulse width modulator

Reconfigurable blocks for digital power electronics applications in FPGA