NDLI: FPGA implementation of reconfigurable frequency demodulators

Content Provider	IEEE Xplore Digital Library
Author	Senthilkumar E. Santoshkumar NV Manikandan J. Agrawal, V.K.
Copyright Year	2015
Description	Author affiliation: Crucible of Research and Innovation (CORI), PES University, 100-Feet Ring Road, BSK Stage III, Bangalore, India (Senthilkumar E; Santoshkumar NV; Manikandan J; Agrawal, V.K.)
Abstract	Modulators and Demodulators are considered as the most important blocks for communication, wireless and mobile systems. Modulators are used on the transmitter side of any system and demodulators are used on the receiver side of corresponding system. Frequency modulators are the most commonly used modulators due to their numerous advantages over other modulators which include better fidelity and noise immunity. Frequency demodulators are used to extract the original information-bearing signal from a modulated carrier wave. Different types of frequency demodulators exist with each technique possessing its own advantages and disadvantages which enables the usage of different types of frequency demodulation technique for different applications. This motivated the design of reconfigurable frequency demodulators wherein the type of demodulator can be selected on-the-fly which has a wide potential application for communication systems, mobile communication, wireless communication, software defined radio and many more. The four different types of demodulation techniques used for reconfiguration in the proposed work are Fast Fourier Transform based demodulator, Reusable Goertzel block based demodulator, Phase locked loop based demodulator and Quadrature detector. The proposed reconfigurable frequency demodulator system is implemented on a Virtex-5 FPGA based evaluation board and the results are reported in the paper. It is observed that 56.03% of hardware resources and 71.36% of power is saved on using proposed reconfigurable architecture over non-reconfigurable architecture. The proposed reconfigurable architecture can be used for various other systems and applications too.
Starting Page	310
Ending Page	317
File Size	1775491
Page Count	8
File Format	PDF
e-ISBN	9781467373098
DOI	10.1109/CoCoNet.2015.7411204
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-12-16
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Frequency modulation Frequency demodulation FPGA Phase locked loops Quadrature PLL Voltage-controlled oscillators FFT Detectors Field programmable gate arrays Demodulation Reconfiguration Goertzel
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

FPGA implementation of a digital FM modem for SDR architecture

Design and implementation of numerical controlled oscillator on FPGA

Design and evaluation of FPGA based frequency demodulators

Dynamically reconfiguration of PLL using FPGA

FPGA-based signal control for highly integrated 60 GHz radar distance measurements

Optimized Design and Implementation of Three-Phase PLL Based on FPGA

Phase-Locked Loop Based on Selective Harmonics Elimination for Utility Applications

Implementation of PSK and QAM demodulators on FPGA

FPGA based linear sweep controller implementation for FMCW radar applications

FPGA implementation of reconfigurable frequency demodulators

Similar Documents

FPGA implementation of a digital FM modem for SDR architecture

Design and implementation of numerical controlled oscillator on FPGA

Design and evaluation of FPGA based frequency demodulators

Dynamically reconfiguration of PLL using FPGA

FPGA-based signal control for highly integrated 60 GHz radar distance measurements

Optimized Design and Implementation of Three-Phase PLL Based on FPGA

Phase-Locked Loop Based on Selective Harmonics Elimination for Utility Applications

Implementation of PSK and QAM demodulators on FPGA

FPGA based linear sweep controller implementation for FMCW radar applications

FPGA implementation of reconfigurable frequency demodulators