NDLI: A digital predictive on-line energy optimization scheme for dc-dc converters

Content Provider	IEEE Xplore Digital Library
Author	Trescases, Olivier Wei, Guowen Prodic, Aleksandar Ng, Wai Tung Takasuka, K. Sugimoto, T. Nishio, H.
Copyright Year	2007
Description	Author affiliation: Fuji Electric Advanced Technology Co. Ltd. (Nishio, H.) \|\| Asahi Kasei Microsystems (Takasuka, K.; Sugimoto, T.) \|\| ECE Department, University of Toronto, 10 King's College Road, Toronto, ON, M5S 3G4, CANADA. E-mail: trescas@vrg.utoronto.ca (Trescases, Olivier) \|\| ECE Department, University of Toronto, 10 King's College Road, Toronto, ON, M5S 3G4, CANADA (Wei, Guowen; Prodic, Aleksandar; Ng, Wai Tung)
Abstract	This work presents a novel energy conservation technique based on predicting the load current of a DC-DC converter that may feed a variety of loads, such as speakers and displays. The predicted load cnrrent is used to dynamically adjust the size of the output stage transistors and to switch into PFM mode to maximize the instantaneous converter efficiency. By using a segmented output stage, the trade-off between the gate drive losses and RMS conduction losses can be continuously optimized over the full load current range. The technique relies on the fact that the digital data stream which feeds modern electronic loads can be processed in real-time to predict the load cnrrent without relying on explicit cnrrent sensing or slow steady-state calibration techniques. The experimental prototype includes a digitally controlled 3.6V-to-1.8V DC-DC converter with an integrated segmented power stage IC operating at 4 MHz. A high-fidelity class-D audio amplifier acts as the DC-DC converter load. The results show a good agreement between the digitally predicted and actual DC-DC converter load current. The total energy consumed for three music pieces was reduced by up to 38% using the automatic mode/segment control technique. The fully digital efficiency optimization technique is well suited to future monolithic integration in advanced CMOS processes.
Starting Page	557
Ending Page	562
File Size	6023247
Page Count	6
File Format	PDF
ISBN	1424407133
ISSN	10482334
DOI	10.1109/APEX.2007.357569
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-02-25
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	DC-DC power converters Feeds Switches Energy conservation Displays Switching converters Steady-state Calibration Prototypes Digital control
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in