NDLI: A Novel Control Scheme for MHz Range Interleaved Multiphase Resonant VRM

Content Provider	IEEE Xplore Digital Library
Author	Chen, Wei Lu, Zhengyu Qian, Zhaoming Ye, Shaoshi
Copyright Year	2007
Description	Author affiliation: IEEE Senior member, College of Electrical Engineering Delta Electronics (Shanghai) Co., LTD., Zhejiang University No. 238 Minxia Road, Pudong, Hangzhou, Zhejiang, China Shanghai, 201209, China (Lu, Zhengyu; Qian, Zhaoming) \|\| College of Electrical Engineering Delta Electronics (Shanghai) Co., LTD., Zhejiang University No. 238 Minxia Road, Pudong, Hangzhou, Zhejiang, China Shanghai, 201209, China (Chen, Wei; Ye, Shaoshi)
Abstract	The interleaved multiphase resonant topology is very attractive for VRM since faster transient response and higher power density are required to meet the increasingly high demands for speed and efficiency of the next generation microprocessors. However, to solve the control strategy issue for the interleaved multiphase resonant VRM, a novel control scheme was proposed. The driving signals of this scheme can automatically track the frequency of a central main signal, while maintains a locked shifted-phase angle to provide each phase's driving signal under all conditions, with a very simple circuit configuration and effective cost. In addition, the proposed scheme has a good ability of expanding to an n-phases interleaved VRM conveniently. Then the detail design process was also presented. A prototype was built and the results confirmed the validity and applicability of the proposed control scheme, while the highest frequency reaches to 1.1 MHz. Therefore, the merits of the proposed scheme can endow interleaved multiphase resonant VRM be more suitable for the next generation microprocessors.
Starting Page	495
Ending Page	499
File Size	854403
Page Count	5
File Format	PDF
ISBN	1424407133
ISSN	10482334
DOI	10.1109/APEX.2007.357559
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-02-25
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Resonance Microprocessors Automatic control Frequency Topology Transient response Circuits Costs Process design Prototypes Mega hertz range frequency Interleaved multiphase resonant VRM Control scheme
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Modelling, Analysis and Design of Cascaded Forward and Interleaved Converter for Powering Future Microprocessors

Multi-interleaved zero-ripple VRM to power future microprocessors

Comparison of three topology candidates for 12 V VRM

Design methodology for a very high frequency resonant boost converter

Multiphase VRM based on the symmetrical half-bridge converter

A Novel Multiphase Multi-Interleaving Buck Converters for Future Microprocessors

Design considerations for VRM transient response based on the output impedance

Novel voltage-mode hysteretic controlled two-stage VRM

Design and Realization of a Digital Multiphase-Interleaved VRM Controller Using FPGA

A Novel Control Scheme for MHz Range Interleaved Multiphase Resonant VRM

Similar Documents

Modelling, Analysis and Design of Cascaded Forward and Interleaved Converter for Powering Future Microprocessors

Multi-interleaved zero-ripple VRM to power future microprocessors

Comparison of three topology candidates for 12 V VRM

Design methodology for a very high frequency resonant boost converter

Multiphase VRM based on the symmetrical half-bridge converter

A Novel Multiphase Multi-Interleaving Buck Converters for Future Microprocessors

Design considerations for VRM transient response based on the output impedance

Novel voltage-mode hysteretic controlled two-stage VRM

Design and Realization of a Digital Multiphase-Interleaved VRM Controller Using FPGA

A Novel Control Scheme for MHz Range Interleaved Multiphase Resonant VRM