NDLI: Optimum vectorization of scalable synchronous dataflow graphs

Content Provider	IEEE Xplore Digital Library
Author	Ritz, S. Pankert, M. Zivojinovic, V. Meyr, H.
Copyright Year	1993
Description	Author affiliation: Aachen Univ. of Technol., Germany (Ritz, S.; Pankert, M.; Zivojinovic, V.; Meyr, H.)
Abstract	For the design of complex digital signal processing systems, block diagram oriented synthesis of real time software for programmable target processors has become an important design aid. The synthesis approach discussed in this paper is based on multirate block diagrams with scalable synchronous dataflow (SSDF) semantics. For this class of dataflow graphs optimum vectorization techniques are introduced. Vectorization is treated as a transformation on an SSDF graph which increases the number of samples consumed or produced per activation of a block according to a specific optimization criterion. The presented optimization criterion jointly minimizes context-switching overhead caused by an activation of a block and maximizes the degree of vector processing of the important class of "single appearance minimum activation schedules" (SAMAS). This class comprises schedules in which each block appears exactly once and is activated minimum times. First, "single appearance" implies the most compact implementation of a schedule in terms of program memory. Second, "minimum activation" implies increased throughput according to optimum vectorization and minimal context-switching.<>
Starting Page	285
Ending Page	296
File Size	611883
Page Count	12
File Format	PDF
ISBN	0818634928
ISSN	10636862
DOI	10.1109/ASAP.1993.397152
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1993-10-25
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Digital signal processing Signal synthesis Signal design Real time systems Pipeline processing Throughput Area measurement Speech processing Communication standards Measurement standards
Content Type	Text
Resource Type	Article
Subject	Computer Networks and Communications Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Dynamic coarse grain dataflow reconfiguration technique for real-time systems design

Real time speech enhancement for wireless communication systems

Reduction techniques for Synchronous Dataflow graphs

High-level software synthesis for the design of communication systems

Rapid prototyping for digital signal processing systems using Parameterized Synchronous Dataflow graphs

Synthesis of parallel hardware implementations from synchronous dataflow graph specifications

Mapping multiple independent synchronous dataflow graphs onto heterogeneous multiprocessors

Hierarchical scheduling of DSP programs onto multiprocessors for maximum throughput

Cycle-static dataflow: model and implementation

Optimum vectorization of scalable synchronous dataflow graphs

Similar Documents

Dynamic coarse grain dataflow reconfiguration technique for real-time systems design

Real time speech enhancement for wireless communication systems

Reduction techniques for Synchronous Dataflow graphs

High-level software synthesis for the design of communication systems

Rapid prototyping for digital signal processing systems using Parameterized Synchronous Dataflow graphs

Synthesis of parallel hardware implementations from synchronous dataflow graph specifications

Mapping multiple independent synchronous dataflow graphs onto heterogeneous multiprocessors

Hierarchical scheduling of DSP programs onto multiprocessors for maximum throughput

Cycle-static dataflow: model and implementation

Optimum vectorization of scalable synchronous dataflow graphs