NDLI: Low-power polygon renderer for computer graphics

Content Provider	IEEE Xplore Digital Library
Author	Tan, W.-C. Meng, T.-Y.
Copyright Year	1993
Description	Author affiliation: Comput. Syst. Lab., Stanford Univ., CA, USA (Tan, W.-C.; Meng, T.-Y.)
Abstract	Polygon rasterization is the most computational and memory intense stage in rendering synthesized computer images. The authors present a low-power, real-time hardware implementation for this task. Rasterization of two-dimensional Gouraud-shaded polygons at 90,000 polygons/sec is achievable with computational power consumption of about 12 mW at 1.5 V operation, using an array configuration of 16 render engines for a 512 /spl times/ 512-pixel frame. A transmission format for wireless implementations is proposed with a typical bandwidth of 4 MHz. This screen and format configurable design has potential applications in portable devices, wireless communication and head-mounted display for virtual reality systems.<>
Starting Page	200
Ending Page	213
File Size	924082
Page Count	14
File Format	PDF
ISBN	0818634928
ISSN	10636862
DOI	10.1109/ASAP.1993.397145
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1993-10-25
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Rendering (computer graphics) Computer graphics Energy consumption Hardware Engines Bandwidth Application software Computer displays Virtual reality Pipelines
Content Type	Text
Resource Type	Article
Subject	Computer Networks and Communications Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Patch Renderer: a new parallel hardware architecture for fast polygon rendering

A Unified Graphics Rendering Pipeline for Autostereoscopic Rendering

VaiR: System Architecture of a Generic Virtual Reality Engine

Multi-view renderer for auto-stereoscopic mobile devices

Internal and external scene graphs: a new approach for flexible distributed render engines

A 195mW, 9.1MVertices/s fully programmable 3D graphics processor for low power mobile devices

Cost-effective low-power graphics processing unit for handheld devices

An object-oriented software architecture for 3D mixed reality applications

Efficient polygon clipping for an SIMD graphics pipeline

Low-power polygon renderer for computer graphics

Similar Documents

Patch Renderer: a new parallel hardware architecture for fast polygon rendering

A Unified Graphics Rendering Pipeline for Autostereoscopic Rendering

VaiR: System Architecture of a Generic Virtual Reality Engine

Multi-view renderer for auto-stereoscopic mobile devices

Internal and external scene graphs: a new approach for flexible distributed render engines

A 195mW, 9.1MVertices/s fully programmable 3D graphics processor for low power mobile devices

Cost-effective low-power graphics processing unit for handheld devices

An object-oriented software architecture for 3D mixed reality applications

Efficient polygon clipping for an SIMD graphics pipeline

Low-power polygon renderer for computer graphics