NDLI: Bipolar detection for cross-tie memories

Content Provider	IEEE Xplore Digital Library
Author	Lo, D. Zierhut, L. Paul, M.
Copyright Year	1965
Abstract	A new method of cross-tie data bit detection which produces bipolar output signals (positive for "ones" and negative for "zeroes") is described. It eliminates the pedestal voltage and the need for a threshold to distinguish between "ones" and "zeroes", and reduces temperature stability requirements on memory elements and sensing circuits. The new method provides a more reliable detection function in memory systems compared to that of unipolar signal detection and is applicable to both serial access and random access crosstie memories. Bipolar signals are obtained by proper design of the magnetoresistive detector region of the film element and by applying a magnetic bias field alongs its hard axis during readout. Experimental data from both serial and random access memory devices and analysis of a theoretical model for the magnetization, bias field and sensing current relationships are presented.
Sponsorship	IEEE Magnetics Society
Starting Page	1779
Ending Page	1781
Page Count	3
File Size	384625
File Format	PDF
ISSN	00189464
Volume Number	18
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1982-11-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Threshold voltage Temperature sensors Circuit stability Signal detection Signal design Magnetoresistance Detectors Magnetic films Random access memory Magnetic analysis
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design of a 22-nm FinFET-Based SRAM With Read Buffer for Near-Threshold Voltage Operation

Geometry optimization of TMR current sensors for on-chip IC testing

Long term stability of magnetoresistive bubble detectors

Mechanism of Increase in SRAM $V_{min}$ Due to Negative-Bias Temperature Instability

10-35 nanosecond magnetoresistive memories

Read-cycle endurance of magnetic random access memory elements

Pseudo-spin-valve device performance for giant magnetoresistive random access memory applications

Magnetically engineered spintronic sensors and memory

Magnetic Tunnel Junctions for Spintronic Memories and Beyond

Bipolar detection for cross-tie memories

Similar Documents

Design of a 22-nm FinFET-Based SRAM With Read Buffer for Near-Threshold Voltage Operation

Geometry optimization of TMR current sensors for on-chip IC testing

Long term stability of magnetoresistive bubble detectors

Mechanism of Increase in SRAM $V_{min}$ Due to Negative-Bias Temperature Instability

10-35 nanosecond magnetoresistive memories

Read-cycle endurance of magnetic random access memory elements

Pseudo-spin-valve device performance for giant magnetoresistive random access memory applications

Magnetically engineered spintronic sensors and memory

Magnetic Tunnel Junctions for Spintronic Memories and Beyond

Bipolar detection for cross-tie memories