NDLI: High performance magnetic bubble replicate gate design

Content Provider	IEEE Xplore Digital Library
Author	Bonyhard, P. Chen, Y. Smith, J.
Copyright Year	1965
Abstract	The design and characterization of a novel magnetic bubble replicate gate are described. The gate can replace a previously reported design for memory chips with 16μm basic circuit period and 2μm minimum features. The improvements consist primarily of the elimination of the need for a pole enhancing "tail" and for the presence of conductor edges near critical regions, both of which existed in the old replicate gate design. The benefits are greatly improved bubble propagate margins and replicate phase margins. The test results presented show that phase margin ranges as wide at 60° are available, and storage loop propagate margins of over 25 Oe are typical for rotating drive field amplitudes of 35 Oe to 45 Oe and frequencies up to 357 kHz. Data pertinent to margin ranges in other operating parameters are also presented, and the failure modes imposing the margins are discussed.
Sponsorship	IEEE Magnetics Society
Starting Page	1258
Ending Page	1260
Page Count	3
File Size	330629
File Format	PDF
ISSN	00189464
Volume Number	13
Issue Number	5
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1977-09-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Tail Magnetosphere Conductors Strips Shape Anisotropic magnetoresistance Circuits Testing Frequency Probability distribution
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design and characteristics of 4 µm period ion-implanted bubble devices with major line block replicate gate

Synthetic block-replicate bubble memory organization

Replicate/transfer bubble switch

Design of a block replicate gate for ion-implanted bubble devices

Bubble cutting circuits

Conductor propagation circuits for high-density bubble- domain memories

The operating characteristics of a compact bubble transfer replicate switch

New approaches to hard bubble suppression

68 kbit capacity 16 µm-period magnetic bubble memory chip design with 2 µm minimum features

High performance magnetic bubble replicate gate design

Similar Documents

Design and characteristics of 4 &#181;m period ion-implanted bubble devices with major line block replicate gate

Synthetic block-replicate bubble memory organization

Replicate/transfer bubble switch

Design of a block replicate gate for ion-implanted bubble devices

Bubble cutting circuits

Conductor propagation circuits for high-density bubble- domain memories

The operating characteristics of a compact bubble transfer replicate switch

New approaches to hard bubble suppression

68 kbit capacity 16 &#181;m-period magnetic bubble memory chip design with 2 &#181;m minimum features

High performance magnetic bubble replicate gate design

Design and characteristics of 4 µm period ion-implanted bubble devices with major line block replicate gate

68 kbit capacity 16 µm-period magnetic bubble memory chip design with 2 µm minimum features