NDLI: Synthetic block-replicate bubble memory organization

Content Provider	IEEE Xplore Digital Library
Author	Lung-jo Tao Williams, M. Desouches, A. Holmes, R.
Copyright Year	1965
Abstract	The design and operation of a novel block-replicate bubble memory organization are described. The organization consists of folded minor loops with the usual true swap switches on one end of the minor loops. On the other end, two paths of an equal number of steps are provided between a simple transfer switch and a merge element. Without current in the transfer switch conductor, bubbles will propagate along the first path which is essentially a portion of the minor loop. With current in the transfer switch conductor, a bubble at the switch will be transferred into the second path wherein a novel passive replicator is located. The bubble will be replicated into two bubbles. One of the two bubbles will propagate into the read channel which leads to a detector while the other bubble will continue on the second path to merge into the "hole" in the minor loop at the merge element. The function of the replicate-transfer switches which require large current is thus accomplished with simple transfer switches which require much less current. The operation of this synthetic block-replicate design has been demonstrated on experimental chips with cell size of 8.4 μm × 7μm. At 200 KHz, a bias margin of 9%, which is limited by the swap switches, is obtained at 50 Oe drive with 20 mA current for the switches. With proximity effects of the input channel eliminated, a bias margin of 19% is obtained and is limited at 180° reverse turns in the minor loops.
Sponsorship	IEEE Magnetics Society
Starting Page	3041
Ending Page	3043
Page Count	3
File Size	273337
File Format	PDF
ISSN	00189464
Volume Number	17
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1981-11-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Switches Strips Detectors Drives Tail Bars Temperature distribution Testing Semiconductor device measurement Size measurement
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

68 kbit capacity 16 µm-period magnetic bubble memory chip design with 2 µm minimum features

High performance magnetic bubble replicate gate design

Replicate/transfer bubble switch

Bubble state stability in field access devices

Temperature distributions in a megabit bubble chip

Characterization of a 4 Mbit bubble memory device with Wide gap permalloy propagation tracks

The operating characteristics of a compact bubble transfer replicate switch

Block oriented bubble domain memory organization

Long-term testing of 68 kbit bubble device chips

Synthetic block-replicate bubble memory organization

Similar Documents

68 kbit capacity 16 &#181;m-period magnetic bubble memory chip design with 2 &#181;m minimum features

High performance magnetic bubble replicate gate design

Replicate/transfer bubble switch

Bubble state stability in field access devices

Temperature distributions in a megabit bubble chip

Characterization of a 4 Mbit bubble memory device with Wide gap permalloy propagation tracks

The operating characteristics of a compact bubble transfer replicate switch

Block oriented bubble domain memory organization

Long-term testing of 68 kbit bubble device chips

Synthetic block-replicate bubble memory organization

68 kbit capacity 16 µm-period magnetic bubble memory chip design with 2 µm minimum features