NDLI: Temperature-Dependent Comparison Between Delay of CNT and Copper Interconnects

Content Provider	IEEE Xplore Digital Library
Author	Alizadeh, A. Sarvari, R.
Copyright Year	1993
Abstract	The performance of gigascale integration chips improves by cryogenic technologies such as subambient cooling. In these conditions, interconnects may perform at temperatures as low as 50 K. However, the local temperature of interconnects could easily be as high as 600 K at high-temperature chips. In this brief, we investigated the impact of temperature on delay of local, intermediate, and global interconnects of International Technology Roadmap for Semiconductors Node 2024. This is done for different values of interconnect width and length, nanotube diameter, and percentage of metallic carbon nanotubes (CNTs) in a grown bundle. Results are compared with those of copper counterpart. We showed that for local layers, a bundle of single-walled CNTs (BSWNTs) interconnects could outperform copper interconnects up to 17%, 35%, and 44%, respectively, at 50, 300, and 600 K, whereas for intermediate and global layers, there is a negligible difference between delay of copper and BSWNT interconnects at all temperatures.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	803
Ending Page	807
Page Count	5
File Size	1584206
File Format	PDF
ISSN	10638210
Volume Number	24
Issue Number	2
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2016-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Integrated circuit interconnections Copper Delays Resistance Carbon nanotubes Wires Very large scale integration temperature. Carbon nanotubes (CNTs) copper delay interconnections temperature
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Role of Semiconducting Carbon Nanotubes in Crosstalk Reduction of CNT Interconnects

Measurement of Subnanosecond Delay Through Multiwall Carbon-Nanotube Local Interconnects in a CMOS Integrated Circuit

On the Applicability of Single-Walled Carbon Nanotubes as VLSI Interconnects

On Temperature Dependency of Delay for Local,Intermediate, and Repeater Inserted Global Copper Interconnects

Modeling of metallic carbon-nanotube interconnects for circuit simulations and a comparison with Cu interconnects for scaled technologies

Carbon Nanotubes Bundled Interconnects: Design Hints Based on Frequency- and Time-Domain Crosstalk Analyses

Performance comparison between carbon nanotube and copper interconnects for gigascale integration (GSI)

A comprehensive 2-D inductance modeling approach for VLSI interconnects: frequency-dependent extraction and compact circuit model synthesis

A low-power reduced swing global clocking methodology

Temperature-Dependent Comparison Between Delay of CNT and Copper Interconnects

Similar Documents

Role of Semiconducting Carbon Nanotubes in Crosstalk Reduction of CNT Interconnects

Measurement of Subnanosecond Delay Through Multiwall Carbon-Nanotube Local Interconnects in a CMOS Integrated Circuit

On the Applicability of Single-Walled Carbon Nanotubes as VLSI Interconnects

On Temperature Dependency of Delay for Local,Intermediate, and Repeater Inserted Global Copper Interconnects

Modeling of metallic carbon-nanotube interconnects for circuit simulations and a comparison with Cu interconnects for scaled technologies

Carbon Nanotubes Bundled Interconnects: Design Hints Based on Frequency- and Time-Domain Crosstalk Analyses

Performance comparison between carbon nanotube and copper interconnects for gigascale integration (GSI)

A comprehensive 2-D inductance modeling approach for VLSI interconnects: frequency-dependent extraction and compact circuit model synthesis

A low-power reduced swing global clocking methodology

Temperature-Dependent Comparison Between Delay of CNT and Copper Interconnects