NDLI: A Novel Type-1 Frequency-Locked Loop for Fast Detection of Frequency and Phase With Improved Stability Margins

Content Provider	IEEE Xplore Digital Library
Author	Kanjiya, P. Khadkikar, V. El Moursi, M.S.
Copyright Year	1986
Abstract	The synchronous reference frame phase-locked loop (SRF-PLL) is a widely used synchronization technique in power electronics and power systems applications due to its ease of implementation and robust performance. The conventional SRF-PLL is a type-2 control system due to the use of proportional-integral controller as loop filter. With higher bandwidth design, it can achieve fast detection of frequency and phase under ideal grid conditions. However, its bandwidth should be sufficiently lowered to obtain proper disturbance rejection under unbalanced and distorted grid conditions. This results in a slower detection speed. Recently, several advanced PLLs with pre/in-loop filtering stage have been proposed to improve the detection speed. A major challenge with the PLLs is how to further improve their dynamic performance without compromising the disturbance rejection capability and stability. To resolve this issue, in this paper, a novel type-1 frequency-locked loop (FLL) is proposed. The disturbance rejection capability of the proposed FLL is improved using a modified structure low-pass filter with selective harmonics filtering ability. As the proposed FLL is type-1 control system, it achieves better dynamic performance with higher stability margins. The effectiveness of the proposed FLL is confirmed through experimental results and comparison with advanced type-2 PLLs.
Sponsorship	IEEE Power Electronics Society
Starting Page	2550
Ending Page	2561
Page Count	12
File Size	1441872
File Format	PDF
ISSN	08858993
Volume Number	31
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2016-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Phase locked loops Frequency locked loops Power harmonic filters Frequency estimation Harmonic analysis Filtering Power system stability Stability Margin Synchronous Reference Frame Phase-locked Loop Frequency Locked Loop Frequency and Phase Detection Transient Response transient response Frequency and phase detection frequency-locked loop (FLL) stability margin synchronous reference frame phase-locked loop (SRF-PLL)
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Adaptive quadrant filter based phase locked loop system

Addressing DC Component in PLL and Notch Filter Algorithms

A novel phase-locked-loop and its application in STATCOM system

Synchronous reference frame single-phase phase-locked loop (PLL) algorithm based on half-cycle DFT

Improved phase detection technique for grid synchronization of DG systems during grid abnormalities

Decoupled Double Synchronous Reference Frame PLL for Power Converters Control

Enhancing the three-phase synchronous reference frame PLL to remove unbalance and harmonic errors

FPGA-based decoupled double synchronous reference frame PLL for active power filters

A three phase reference current generator for power electronic converters under distorted utility conditions

A Novel Type-1 Frequency-Locked Loop for Fast Detection of Frequency and Phase With Improved Stability Margins

Similar Documents

Adaptive quadrant filter based phase locked loop system

Addressing DC Component in PLL and Notch Filter Algorithms

A novel phase-locked-loop and its application in STATCOM system

Synchronous reference frame single-phase phase-locked loop (PLL) algorithm based on half-cycle DFT

Improved phase detection technique for grid synchronization of DG systems during grid abnormalities

Decoupled Double Synchronous Reference Frame PLL for Power Converters Control

Enhancing the three-phase synchronous reference frame PLL to remove unbalance and harmonic errors

FPGA-based decoupled double synchronous reference frame PLL for active power filters

A three phase reference current generator for power electronic converters under distorted utility conditions

A Novel Type-1 Frequency-Locked Loop for Fast Detection of Frequency and Phase With Improved Stability Margins