NDLI: High-Throughput Modular Multiplication and Exponentiation Algorithms Using Multibit-Scan

Content Provider	IEEE Xplore Digital Library
Author	Rezai, A. Keshavarzi, P.
Copyright Year	1993
Abstract	Modular exponentiation with a large modulus and exponent is a fundamental operation in many public-key cryptosystems. This operation is usually accomplished by repeating modular multiplications. Montgomery modular multiplication has been widely used to relax the quotient determination. The carry-save adder has been employed to reduce the critical path. This paper presents and evaluates a new and efficient Montgomery modular multiplication architecture based on a new digit serial computation. The proposed architecture relaxes the high-radix partial multiplication to a binary multiplication. It also performs several multiplications of consecutive zero bits in one clock cycle instead of several clock cycles. Moreover, the right-to-left and left-to-right modular exponentiation architectures have been modified to use the proposed modular multiplication architecture as its structural unit. We provide the implementation results on a Xilinx Virtex 5 FPGA demonstrating that the total computation time and throughput rate of the proposed architectures outperform most results so far in the literatures.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	1710
Ending Page	1719
Page Count	10
File Size	3939382
File Format	PDF
ISSN	10638210
Volume Number	23
Issue Number	9
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Clocks Algorithm design and analysis Hardware Table lookup Throughput Adders public-key cryptography Digit serial computation modular exponentiation Montgomery modular multiplication
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Modular Multiplication and Exponentiation Architectures for Fast RSA Cryptosystem Based on Digit Serial Computation

Efficient implementation of digit-serial Montgomery modular multiplier architecture

Low Complexity Digit Serial Systolic Montgomery Multipliers for Special Class of ${rm GF}(2^{m})$

New Hardware Architectures for Montgomery Modular Multiplication Algorithm

Efficient digit-serial modular multiplication algorithm on FPGA

A New Modular Exponentiation Architecture for Efficient Design of RSA Cryptosystem

A 65 nm Cryptographic Processor for High Speed Pairing Computation

A New Algorithm for High-Speed Modular Multiplication Design

A radix-4 modular multiplication hardware algorithm for modular exponentiation

High-Throughput Modular Multiplication and Exponentiation Algorithms Using Multibit-Scan–Multibit-Shift Technique

Similar Documents

Modular Multiplication and Exponentiation Architectures for Fast RSA Cryptosystem Based on Digit Serial Computation

Efficient implementation of digit-serial Montgomery modular multiplier architecture

Low Complexity Digit Serial Systolic Montgomery Multipliers for Special Class of ${rm GF}(2^{m})$

New Hardware Architectures for Montgomery Modular Multiplication Algorithm

Efficient digit-serial modular multiplication algorithm on FPGA

A New Modular Exponentiation Architecture for Efficient Design of RSA Cryptosystem

A 65 nm Cryptographic Processor for High Speed Pairing Computation

A New Algorithm for High-Speed Modular Multiplication Design

A radix-4 modular multiplication hardware algorithm for modular exponentiation

High-Throughput Modular Multiplication and Exponentiation Algorithms Using Multibit-Scan–Multibit-Shift Technique