NDLI: A Fully On-Chip PT-Invariant Transconductor

Content Provider	IEEE Xplore Digital Library
Author	Amaravati, A. Dave, M. Baghini, M.S. Sharma, D.K.
Copyright Year	1993
Abstract	This brief presents a novel process and temperature (PT)-invariant transconductor, fabricated and tested in 180-nm CMOS technology. It uses a novel bias circuit for implementing a PT-invariant transconductor using a MOSFET in triode region. Measurements show that the transconductance varies only by ±3.4% across 18 fabricated chips and over temperatures ranging from 25 °C to 100 °C. Simulations show that variation of the transconductance across process corners is ±6.7% and across temperature range of 0 °C to 100 °C is ±1.6%. The proposed PT-invariant transconductor has the minimum variation among the fully on-chip transconductors reported so far. The proposed circuit consumes 136 μW of power.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	1961
Ending Page	1964
Page Count	4
File Size	1160595
File Format	PDF
ISSN	10638210
Volume Number	23
Issue Number	9
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Temperature measurement Transconductance System-on-chip Resistors MOSFET Semiconductor device measurement Generators transconductance Process variations proportional to absolute temperature (PTAT)
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

800-nA Process-and-Voltage-Invariant 106-dB PSRR PTAT Current Reference

Clock-Skew Test Module for Exploring Reliable Clock-Distribution Under Process and Global Voltage-Temperature Variations

Within-Die Delay Variation Measurement and Power Transient Analysis Using REBEL

Variation-Aware System-Level Power Analysis

On-Chip MOSFET Temperature Sensor for Electrical Characterization of RF Circuits

Temperature Distribution Analysis of CMOS LSI With On-Chip Sensing Device Arrays

A Highly Linear Integrated Temperature Sensor on a GaN Smart Power IC Platform

Using Floating Gate and Quasi-Floating Gate Techniques for Rail-to-Rail Tunable CMOS Transconductor Design

Influence of Interface Traps on the Temperature Sensitivity of MOSFET Drain-Current Variations

A Fully On-Chip PT-Invariant Transconductor

Similar Documents

800-nA Process-and-Voltage-Invariant 106-dB PSRR PTAT Current Reference

Clock-Skew Test Module for Exploring Reliable Clock-Distribution Under Process and Global Voltage-Temperature Variations

Within-Die Delay Variation Measurement and Power Transient Analysis Using REBEL

Variation-Aware System-Level Power Analysis

On-Chip MOSFET Temperature Sensor for Electrical Characterization of RF Circuits

Temperature Distribution Analysis of CMOS LSI With On-Chip Sensing Device Arrays

A Highly Linear Integrated Temperature Sensor on a GaN Smart Power IC Platform

Using Floating Gate and Quasi-Floating Gate Techniques for Rail-to-Rail Tunable CMOS Transconductor Design

Influence of Interface Traps on the Temperature Sensitivity of MOSFET Drain-Current Variations

A Fully On-Chip PT-Invariant Transconductor