NDLI: Implementation of Fault Ride-Through Techniques of Grid-Connected Inverter for Distributed Energy Resources With Adaptive Low-Pass Notch PLL

Content Provider	IEEE Xplore Digital Library
Author	Dongsul Shin Kyoung-Jun Lee Jong-Pil Lee Dong-Wook Yoo Hee-Je Kim
Copyright Year	1986
Abstract	The amount of distributed energy resources (DERs) has constantly increased worldwide. As the power ratings of DERs have become considerably high, the grid code requirements are necessary to secure reliable power generation and transmission for the public electric network. In order to follow grid codes of the various countries and optimize the function of grid-connected inverters for DERs, a robust phase-locked loop (PLL) is essential for extracting the grid phase information accurately, when the grid voltage is polluted by harmonics and unbalanced. This paper proposes fault ride-through techniques based on a low-pass notch (LPN)-PLL. The LPN-PLL has not only fast and smooth transient responses to a sudden transition of the grid voltage but also has robustness to the distorted and unbalanced grid conditions. Therefore, the stable performance in the grid fault conditions is expected without the system trip. Furthermore, a universal voltage sag generator for the various grid codes with six parameters is proposed for the verification of low voltage ride-through (LVRT) performance. Experimental verifications are presented to show the LVRT performance based on the LPN-PLL with a three-phase grid-connected inverter (10 kV·A) and a prototype of the voltage sag generator (10 kV·A).
Sponsorship	IEEE Power Electronics Society
Starting Page	2859
Ending Page	2871
Page Count	13
File Size	3334949
File Format	PDF
ISSN	08858993
Volume Number	30
Issue Number	5
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Voltage fluctuations Phase locked loops Inverters Generators Harmonic analysis Power system stability Power quality low voltage ride-through Distributed energy resources grid codes phaselocked loop low-pass notch filter fault ride-through phase-locked loop (PLL) Distributed energy resources (DER) fault ride-through (FRT) low-pass notch (LPN) filter low voltage ride-through (LVRT)
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Novel Low Voltage Ride-Through Technique of Three-Phase Grid-Connected Inverters Based on a Nonlinear Phase-Locked Loop

Low voltage ride through capability of a 5 kW grid-tied solar inverter

A Novel Grid Synchronization PLL Method Based on Adaptive Low-Pass Notch Filter for Grid-Connected PCS

Implementation of LVRT techniques of grid-connected PCS with the adaptive low pass notch PLL method

Control for grid-connected and stand-alone operations of three-phase grid-connected inverter

Fast and Robust Single-Phase $DQ$ Current Controller for Smart Inverter Applications

Improving fault ride-through capability of DFIG connected wind turbine system: A review

Droop PLL for grid-connected inverter

Research on grid-connected inverter based on virtual grid voltage flux and PLL without grid voltage sensors

Implementation of Fault Ride-Through Techniques of Grid-Connected Inverter for Distributed Energy Resources With Adaptive Low-Pass Notch PLL

Similar Documents

A Novel Low Voltage Ride-Through Technique of Three-Phase Grid-Connected Inverters Based on a Nonlinear Phase-Locked Loop

Low voltage ride through capability of a 5 kW grid-tied solar inverter

A Novel Grid Synchronization PLL Method Based on Adaptive Low-Pass Notch Filter for Grid-Connected PCS

Implementation of LVRT techniques of grid-connected PCS with the adaptive low pass notch PLL method

Control for grid-connected and stand-alone operations of three-phase grid-connected inverter

Fast and Robust Single-Phase $DQ$ Current Controller for Smart Inverter Applications

Improving fault ride-through capability of DFIG connected wind turbine system: A review

Droop PLL for grid-connected inverter

Research on grid-connected inverter based on virtual grid voltage flux and PLL without grid voltage sensors

Implementation of Fault Ride-Through Techniques of Grid-Connected Inverter for Distributed Energy Resources With Adaptive Low-Pass Notch PLL