NDLI: An Improved Cut-Off Frequency Model With a Modified Small-Signal Equivalent Circuit in Graphene Field-Effect Transistors

Content Provider	IEEE Xplore Digital Library
Author	Lingfei Wang Ling Li Nianduan Lu Zhuoyu Ji Wei Wang Zhiwei Zong Guangwei Xu Ming Liu
Copyright Year	1980
Abstract	An improved cut-off frequency model of a modified equivalent circuit of graphene field-effect transistors, which incorporates the additional capacitive effect physically present due to dipole layer between the metal and the graphene, is proposed. The original equivalent circuit is not accurate for a large separation distance dipole layer. Based on the improved equivalent circuit model, a more accurate parameter extraction by two-port analysis is possible, and the cut-off frequency will be more accurate particularly for largely separated dipole layer near the Dirac point. Considering the dipole layer, the equivalent circuit is never investigated before, and the cut-off frequency model shows good agreement with experiments.
Sponsorship	IEEE Electron Devices Society
Starting Page	1351
Ending Page	1354
Page Count	4
File Size	1336661
File Format	PDF
ISSN	07413106
Volume Number	36
Issue Number	12
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Graphene Cutoff frequency Equivalent circuits Field effect transistors Capacitance two-port analysis cut-off frequency analysis graphene field-effect transistors modified small-signal circuit model contact capacitance two-port analysis. Cut-off frequency analysis
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Small-Signal Capacitance and Current Parameter Modeling in Large-Scale High-Frequency Graphene Field-Effect Transistors

A practical small-signal equivalent circuit model for RF-MOSFETs valid up to the cut-off frequency

An improved small-signal equivalent circuit model for III-V nitride MODFET's with large contact resistances

Improved small-signal equivalent circuit model and large-signal state equations for the MOSFET/MODFET wave equation

An accurate parameter extraction method for RF LDMOSFET small-signal model

Explicit Drain Current, Charge and Capacitance Model of Graphene Field-Effect Transistors

Improved compact modeling of output conductance and cutoff frequency of bipolar transistors

Large signal characterization of heterojunction bipolar transistors

Extraction of the InP/GaInAs heterojunction bipolar transistor small-signal equivalent circuit

An Improved Cut-Off Frequency Model With a Modified Small-Signal Equivalent Circuit in Graphene Field-Effect Transistors

Similar Documents

Small-Signal Capacitance and Current Parameter Modeling in Large-Scale High-Frequency Graphene Field-Effect Transistors

A practical small-signal equivalent circuit model for RF-MOSFETs valid up to the cut-off frequency

An improved small-signal equivalent circuit model for III-V nitride MODFET's with large contact resistances

Improved small-signal equivalent circuit model and large-signal state equations for the MOSFET/MODFET wave equation

An accurate parameter extraction method for RF LDMOSFET small-signal model

Explicit Drain Current, Charge and Capacitance Model of Graphene Field-Effect Transistors

Improved compact modeling of output conductance and cutoff frequency of bipolar transistors

Large signal characterization of heterojunction bipolar transistors

Extraction of the InP/GaInAs heterojunction bipolar transistor small-signal equivalent circuit

An Improved Cut-Off Frequency Model With a Modified Small-Signal Equivalent Circuit in Graphene Field-Effect Transistors