NDLI: ESD Investigations of Multiwalled Carbon Nanotubes

Content Provider	IEEE Xplore Digital Library
Author	Shrivastava, M. Kulshrestha, N. Gossner, H.
Copyright Year	2001
Abstract	Electrostatic discharge (ESD) investigations on the multiwalled carbon nanotubes (MWCNTs) are performed for the first time. A novel ESD failure mechanism of subsequent shell burning has been discovered. By using nanosecond pulse measurements, a new insight into metal-to-carbon nanotube (CNT) contact behavior could be achieved. Clear signature of two very different conduction mechanisms and related failure types at high current injection has been found. By determining the time to failure, an Arrhenius-like relation was extracted, which was explained by the oxidation of CNT shells. Finally, an extraordinary ESD failure current density of MWCNT of 1.2 ×10⁹ A/cm² could be shown.
Sponsorship	IEEE Electron Devices Society IEEE Reliability Society
Starting Page	555
Ending Page	563
Page Count	9
File Size	1445378
File Format	PDF
ISSN	15304388
Volume Number	14
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Electron tubes Resistance Stress Electrostatic discharges Transient analysis Metals Materials reliability quantum conductance Arrhenius behavior and graphene carbon nanotubes CNT electrostatic discharge (ESD) high field transport multiwalled carbon nanotubes (MWCNT) pulsed technique
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Safety, Risk, Reliability and Quality Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

ESD Detection Circuit and Associated Metal Fuse Investigations in CMOS Processes

System-Level ESD Protection Design Using On-Wafer Characterization and Transient Simulations

Area-Efficient ESD Clamp Circuit With a Capacitance-Boosting Technique to Minimize Standby Leakage Current

Piecewise-Linear Model With Transient Relaxation for Circuit-Level ESD Simulation

Triggering of Transient Latch-up by System-Level ESD

Optimizing Pulsed OBIC Technique for ESD Defect Localization

Optimization on Layout Style of Diode Stackup for On-Chip ESD Protection

Thin-Copper-Metal Interconnection Thermomigration Analysis in ESD Regime

A New Flip-Flop-Based Transient Power Supply Clamp for ESD Protection

ESD Investigations of Multiwalled Carbon Nanotubes

Similar Documents

ESD Detection Circuit and Associated Metal Fuse Investigations in CMOS Processes

System-Level ESD Protection Design Using On-Wafer Characterization and Transient Simulations

Area-Efficient ESD Clamp Circuit With a Capacitance-Boosting Technique to Minimize Standby Leakage Current

Piecewise-Linear Model With Transient Relaxation for Circuit-Level ESD Simulation

Triggering of Transient Latch-up by System-Level ESD

Optimizing Pulsed OBIC Technique for ESD Defect Localization

Optimization on Layout Style of Diode Stackup for On-Chip ESD Protection

Thin-Copper-Metal Interconnection Thermomigration Analysis in ESD Regime

A New Flip-Flop-Based Transient Power Supply Clamp for ESD Protection

ESD Investigations of Multiwalled Carbon Nanotubes