NDLI: Characterization of integrated logic circuits

Content Provider	IEEE Xplore Digital Library
Author	Narud, J.A. Meyer, C.S.
Copyright Year	1963
Abstract	The characterization of integrated logic circuits must be accomplished in a manner which fully accounts for the circuit's nonlinear behavior and is amenable to experimental verification. The approach taken in this paper is to describe both the dc and the transient performance of the circuit by developing nonlinear equivalents of the 2-port "black box" parameters used in specifying linear networks. Such terminal parameter characterization has the obvious advantage of eliminating the need to probe the integrated circuit for testing purposes. In addition, knowledge of terminal performance is a necessity when the circuit is studied from a system point of view. In this paper an emitter-coupled logic circuit is used as an example to illustrate the analysis techniques. After accomplishing the terminal parameter characterization of this circuit, attention is directed towards using these results to establish a design procedure. To this end the relationship that exists between power consumption and the circuit safety margins is explored, and the minimum power-delay time product is derived. The analysis accounts for the parasitics which are present in a monolithic integrated circuit and illustrates the use of the nonlinear transistor model.
Sponsorship	IEEE Publication
Starting Page	1551
Ending Page	1564
Page Count	14
File Size	1418167
File Format	PDF
ISSN	00189219
Volume Number	52
Issue Number	12
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1964-12-01
Publisher Place	U.S.A.
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Logic circuits Switches Circuit testing Independent component analysis Circuit synthesis Circuit analysis Coupling circuits Logic gates Probes Integrated circuit testing
Content Type	Text
Resource Type	Article
Subject	Computer Science Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

THE BEHAVIOR AND TESTING IMPLICATIONS OF CMOS IC LOGIC GATE OPEN CIRCUITS

Clock-controlled neuron-MOS logic gates

Noise margins in digital integrated circuits

Microminiaturized logic circuits: Their characterization, analysis and impact upon computer design

The high-level synthesis of digital systems

Analog macromodeling of capacitive coupling faults in digital circuit interconnects

Fast power estimation of large circuits

Computer-aided design of VLSI circuits

Tunnel diode full binary adder circuit

Characterization of integrated logic circuits

Similar Documents

THE BEHAVIOR AND TESTING IMPLICATIONS OF CMOS IC LOGIC GATE OPEN CIRCUITS

Clock-controlled neuron-MOS logic gates

Noise margins in digital integrated circuits

Microminiaturized logic circuits: Their characterization, analysis and impact upon computer design

The high-level synthesis of digital systems

Analog macromodeling of capacitive coupling faults in digital circuit interconnects

Fast power estimation of large circuits

Computer-aided design of VLSI circuits

Tunnel diode full binary adder circuit

Characterization of integrated logic circuits