NDLI: A 1.2 nJ/bit 2.4 GHz Receiver With a Sliding-IF Phase-to-Digital Converter for Wireless Personal/Body Area Networks

Content Provider	IEEE Xplore Digital Library
Author	Yao-Hong Liu Ao Ba van den Heuvel, J.H.C. Philips, K. Dolmans, G. de Groot, H.
Copyright Year	1966
Abstract	This paper presents an ultra-low power 2.4 GHz FSK/PSK RX for wireless personal/body area networks. A single-channel phase-tracking RX based on a sliding-IF phase-to-digital conversion (SIF-PDC) loop is proposed to directly demodulate and digitize the frequency/phase-modulated information. The sliding-IF frequency plan reduces the power consumption of the multi-phase LO generation. A phase rotator is adopted in SIF-PDC to guarantee frequency stability, i.e., avoid the frequency pulling by interference or frequency drift. It equivalently transforms the RF signal processing from the I/Q amplitude domain to a digital-phase domain, which saves up to nearly 40% on power consumption and relaxes the digital baseband complexity. A phase-domain linear model of the proposed SIF-PDC is presented to analyze the frequency response. Fabricated in a 90 nm CMOS technology, the presented RX consumes 2.4 mW at 2 Mbps data rate, i.e., 1.2 nJ/b efficiency, and achieves a sensitivity of -92 dBm.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	3005
Ending Page	3017
Page Count	13
File Size	3157469
File Format	PDF
ISSN	00189200
Volume Number	49
Issue Number	12
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Frequency shift keying Interference Frequency conversion Radio frequency Quantization (signal) Receivers ZigBee receivers Bluetooth low energy receiver Delta-Sigma frequency-to-digital converter Delta-Sigma phase-to-digital converter frequency demodulator frequency digitizer phase demodulator phase digitizer PLL demodulator ultra-low power receiver
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

8.1 nJ/b 2.4 GHz Short-Range Communication Receiver in 65 nm CMOS

A 0.6-V Zero-IF/Low-IF Receiver With Integrated Fractional-N Synthesizer for 2.4-GHz ISM-Band Applications

Cascaded Complex ADCs With Adaptive Digital Calibration for $I/Q$ Mismatch

Quantization Noise Cancellation for FDC-Based Fractional-$N$ PLLs

A GFSK demodulator for low-IF Bluetooth receiver

An Ultralow Power Multirate FSK Demodulator With Digital-Assisted Calibrated Delay-Line Based Phase Shifter for High-Speed Biomedical Zero-IF Receivers

A Novel Low-Effort Demodulator for Low Power Short Range Wireless Transceivers

A 2.1-to-2.8-GHz Low-Phase-Noise All-Digital Frequency Synthesizer With a Time-Windowed Time-to-Digital Converter

A Low-Noise Wide-BW 3.6-GHz Digital $DeltaSigma$ Fractional-N Frequency Synthesizer With a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation

A 1.2 nJ/bit 2.4 GHz Receiver With a Sliding-IF Phase-to-Digital Converter for Wireless Personal/Body Area Networks

Similar Documents

8.1 nJ/b 2.4 GHz Short-Range Communication Receiver in 65 nm CMOS

A 0.6-V Zero-IF/Low-IF Receiver With Integrated Fractional-N Synthesizer for 2.4-GHz ISM-Band Applications

Cascaded Complex ADCs With Adaptive Digital Calibration for $I/Q$ Mismatch

Quantization Noise Cancellation for FDC-Based Fractional-$N$ PLLs

A GFSK demodulator for low-IF Bluetooth receiver

An Ultralow Power Multirate FSK Demodulator With Digital-Assisted Calibrated Delay-Line Based Phase Shifter for High-Speed Biomedical Zero-IF Receivers

A Novel Low-Effort Demodulator for Low Power Short Range Wireless Transceivers

A 2.1-to-2.8-GHz Low-Phase-Noise All-Digital Frequency Synthesizer With a Time-Windowed Time-to-Digital Converter

A Low-Noise Wide-BW 3.6-GHz Digital $DeltaSigma$ Fractional-N Frequency Synthesizer With a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation

A 1.2 nJ/bit 2.4 GHz Receiver With a Sliding-IF Phase-to-Digital Converter for Wireless Personal/Body Area Networks