NDLI: Transparent Junctionless Electric-Double-Layer Transistors Gated by a Reinforced Chitosan-Based Biopolymer Electrolyte

Content Provider	IEEE Xplore Digital Library
Author	Jie Jiang Qing Wan Qing Zhang
Copyright Year	1963
Abstract	Transparent junctionless organic-inorganic hybrid electric-double-layer thin-film transistors are demonstrated using a reinforced solution-processed chitosan-based biopolymer electrolyte as a dielectric layer. The specific feature of such device is that the channel and source/drain electrodes are realized using a thin indium tin oxide (ITO) film without any source/drain junction. A SiO₂ film (~5 nm)/chitosan organic-inorganic hybrid bilayer dielectric is found to be an efficient way to improve the stability and performance of the devices. Our results indicate that the transistor gated by organic-inorganic hybrid bilayer dielectric with a thin ITO channel (~10 nm) exhibited a better performance with a lower subthreshold swing (84 mV/dec), a larger ON/OFF ratio (5.5×10⁷), and a smaller bias-stressing threshold voltage shift (ΔV_th=0.13 V) . A physical model based on energy diagram with 1-D Poisson equation is proposed to interpret the operating mechanism. These results clearly show that the proposed architecture can provide a new opportunity for the next-generation low-voltage low-cost device design.
Sponsorship	IEEE Electron Devices Society
Starting Page	1951
Ending Page	1957
Page Count	7
File Size	861593
File Format	PDF
ISSN	00189383
Volume Number	60
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Logic gates Indium tin oxide Dielectrics Capacitance Thin film transistors Performance evaluation junctionless electronics Chitosan electric-double-layer indium tin oxide (ITO)
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Junctionless Flexible Oxide-Based Thin-Film Transistors on Paper Substrates

Low-Voltage Organic/Inorganic Hybrid Transparent Thin-Film Transistors Gated by Chitosan-Based Proton Conductors

Low-Voltage Oxide-Based Electric-Double-Layer TFTs Gated by Stacked $hbox{SiO}_{2}$ Electrolyte/Chitosan Hybrid Dielectrics

Oxide Electric-Double-Layer Transistors Gated by a Chitosan-Based Biopolymer Electrolyte

Flexible Low-Voltage Electric-Double-Layer TFTs Self-Assembled on Paper Substrates

Low-Voltage Electric-Double-Layer TFTs on $ hbox{SiO}_{2}$-Covered Paper Substrates

Self-Assembled Ultralow-Voltage Flexible Transparent Thin-Film Transistors Gated by $hbox{SiO}_{2}$-Based Solid Electrolyte

Flexible Dual-Gate Oxide TFTs Gated by Chitosan Film on Paper Substrates

Self-Assembled In-Plane Gate Oxide-Based Homojunction Thin-Film Transistors

Transparent Junctionless Electric-Double-Layer Transistors Gated by a Reinforced Chitosan-Based Biopolymer Electrolyte

Similar Documents

Junctionless Flexible Oxide-Based Thin-Film Transistors on Paper Substrates

Low-Voltage Organic/Inorganic Hybrid Transparent Thin-Film Transistors Gated by Chitosan-Based Proton Conductors

Low-Voltage Oxide-Based Electric-Double-Layer TFTs Gated by Stacked $hbox{SiO}_{2}$ Electrolyte/Chitosan Hybrid Dielectrics

Oxide Electric-Double-Layer Transistors Gated by a Chitosan-Based Biopolymer Electrolyte

Flexible Low-Voltage Electric-Double-Layer TFTs Self-Assembled on Paper Substrates

Low-Voltage Electric-Double-Layer TFTs on $ hbox{SiO}_{2}$-Covered Paper Substrates

Self-Assembled Ultralow-Voltage Flexible Transparent Thin-Film Transistors Gated by $hbox{SiO}_{2}$-Based Solid Electrolyte

Flexible Dual-Gate Oxide TFTs Gated by Chitosan Film on Paper Substrates

Self-Assembled In-Plane Gate Oxide-Based Homojunction Thin-Film Transistors

Transparent Junctionless Electric-Double-Layer Transistors Gated by a Reinforced Chitosan-Based Biopolymer Electrolyte