NDLI: Hardware-Based Load Balancing for Massive Multicore Architectures Implementing Power Gating

Content Provider	IEEE Xplore Digital Library
Author	Musoll, E.
Copyright Year	1982
Abstract	Many-core architectures provide a computation platform with high execution throughput, enabling them to efficiently execute workloads with a significant degree of thread-level parallelism. The burstlike nature of these workloads allows large power savings by power gating the idle cores. In addition, the load balancing of threads to cores also impacts the power and thermal behavior of the processor. Processor implementations of many-core architectures may choose to group several cores into clusters sharing the area overhead, so that the whole cluster is power gated as opposed to the individual cores. However, the potential for power savings is reduced due to the coarser level of power gating. In this paper, several hardware-based stateless load-balancing schemes are evaluated for these clustered homogeneous multicore architectures in terms of their power and thermal behavior. All these methods can be unified into a parameterized technique that dynamically adjusts to obtain the desired goal (lower power, higher performance, and lower hotspot temperature).
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	493
Ending Page	497
Page Count	5
File Size	927212
File Format	PDF
ISSN	02780070
Volume Number	29
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-03-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Load management Multicore processing Energy consumption Switches Computer architecture Thermal loading Throughput Parallel processing Temperature Power distribution tile-based architectures Many-core processors power gating
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

IsoNet: Hardware-Based Job Queue Management for Many-Core Architectures

Tools and Environments for Multicore and Many-Core Architectures

Back to Thin-Core Massively Parallel Processors

Many-Core Token-Based Adaptive Power Gating

Analyzing Potential Throughput Improvement of Power- and Thermal-Constrained Multicore Processors by Exploiting DVFS and PCPG

Demystifying multicore throughput metrics

Challenges and Opportunities for Extremely Energy-Efficient Processors

Fast and Accurate Prediction of the Steady-State Throughput of Multicore Processors Under Thermal Constraints

Mapping High-Fidelity Volume Rendering for Medical Imaging to CPU, GPU and Many-Core Architectures

Hardware-Based Load Balancing for Massive Multicore Architectures Implementing Power Gating

Similar Documents

IsoNet: Hardware-Based Job Queue Management for Many-Core Architectures

Tools and Environments for Multicore and Many-Core Architectures

Back to Thin-Core Massively Parallel Processors

Many-Core Token-Based Adaptive Power Gating

Analyzing Potential Throughput Improvement of Power- and Thermal-Constrained Multicore Processors by Exploiting DVFS and PCPG

Demystifying multicore throughput metrics

Challenges and Opportunities for Extremely Energy-Efficient Processors

Fast and Accurate Prediction of the Steady-State Throughput of Multicore Processors Under Thermal Constraints

Mapping High-Fidelity Volume Rendering for Medical Imaging to CPU, GPU and Many-Core Architectures

Hardware-Based Load Balancing for Massive Multicore Architectures Implementing Power Gating