NDLI: Leveraging Partially Faulty Links Usage for Enhancing Yield and Performance in Networks-on-Chip

Content Provider	IEEE Xplore Digital Library
Author	Palesi, M. Kumar, S. Catania, V.
Copyright Year	1982
Abstract	The communication infrastructure of a complex multicore system-on-a-chip is getting an increasing fraction of the overall chip area. According to the International Technology Roadmap for Semiconductors, killer defect density does not decrease over successive technology generations. For this reason, the probability that a manufacturing defect affects the communication system is predicted to increase. In this paper, we deal with manufacturing defects which affect the links in a network-on-chip-based interconnection system. The goal of this paper is to show that by using effective routing functions, supported by appropriate selection policies and with a limited amount of extra logic in the router, it is easy to exploit partially faulty links to improve the performance of the system. We show that, instead of discarding partially faulty links, they can be used at reduced capacity to improve the distribution of the traffic over the network, yielding performance and power improvements. We couple an application-specific routing function with a set of selection policies which are aware of link fault distribution and evaluate them on both synthetic traffic and a real complex multimedia application. We also present an implementation of the router, augmented with the extra logic, to support both the proposed selection functions and the transmission of messages over partially faulty links. We analyze the router in terms of silicon area, timing, and power dissipation.
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	426
Ending Page	440
Page Count	15
File Size	1132140
File Format	PDF
ISSN	02780070
Volume Number	29
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-03-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Semiconductor device manufacture Routing Logic Telecommunication traffic Multicore processing System-on-a-chip Pulp manufacturing Silicon Timing Power dissipation routing algorithm Application-specific routing congestion fault tolerance network-on-chip performance analysis router design
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

DICA: destination intensity and congestion-aware output selection strategy for network-on-chip systems

HSRDN: High-Speed Router Design for Various NoC Topologies

NARCO: Neighbor Aware Turn Model-Based Fault Tolerant Routing for NoCs

Design of an extended 2D mesh network-on-chip and development of A fault-tolerant routing method

Characterization and Implementation of Fault-Tolerant Vertical Links for 3-D Networks-on-Chip

Fault-Tolerant Networks-on-Chip Routing With Coarse and Fine-Grained Look-Ahead

A Dynamically Adjusting Gracefully Degrading Link-Level Fault-Tolerant Mechanism for NoCs

Fault Tolerant Network on Chip Switching With Graceful Performance Degradation

Multilayer Global Routing With Via and Wire Capacity Considerations

Leveraging Partially Faulty Links Usage for Enhancing Yield and Performance in Networks-on-Chip

Similar Documents

DICA: destination intensity and congestion-aware output selection strategy for network-on-chip systems

HSRDN: High-Speed Router Design for Various NoC Topologies

NARCO: Neighbor Aware Turn Model-Based Fault Tolerant Routing for NoCs

Design of an extended 2D mesh network-on-chip and development of A fault-tolerant routing method

Characterization and Implementation of Fault-Tolerant Vertical Links for 3-D Networks-on-Chip

Fault-Tolerant Networks-on-Chip Routing With Coarse and Fine-Grained Look-Ahead

A Dynamically Adjusting Gracefully Degrading Link-Level Fault-Tolerant Mechanism for NoCs

Fault Tolerant Network on Chip Switching With Graceful Performance Degradation

Multilayer Global Routing With Via and Wire Capacity Considerations

Leveraging Partially Faulty Links Usage for Enhancing Yield and Performance in Networks-on-Chip