NDLI: Random Test Generation With Input Cube Avoidance

Content Provider	IEEE Xplore Digital Library
Author	Pomeranz, I. Reddy, S.M.
Copyright Year	1993
Abstract	Test generation procedures attempt to assign values to the inputs of a circuit so as to detect target faults. We investigate a complementary view whereby the goal is to avoid the assignment of certain input values in order not to prevent faults from being detected. We describe a procedure for computing input cubes (or incompletely specified input vectors) that should be avoided during test generation for target faults. We demonstrate that avoiding such input cubes leads to the detection of target faults after the application of limited numbers of random input vectors. This indicates that explicit test generation is not necessary once certain input values are precluded. Other potential uses of the computed input cubes are in a deterministic test generation procedure to reduce the search space, and during built-in test generation to preclude input vectors that will not lead to the detection of target faults. We consider stuck-at faults in full-scan circuits. We also extend the discussion to four-way bridging faults.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	45
Ending Page	54
Page Count	10
File Size	464653
File Format	PDF
ISSN	10638210
Volume Number	17
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit faults Fault detection Electrical fault detection Circuit testing Fault diagnosis Automatic testing Built-in self-test Design automation Europe Cities and towns test generation Input cubes random test generation
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A built-in self-test method for diagnosis of synchronous sequential circuits

Recursive Pseudo-Exhaustive Two-Pattern Generation

Distributed generation of weighted random patterns

Selection of a Fault Model for Fault Diagnosis Based on Unique Responses

Notes on multiple input signature analysis

A BIST Circuit for DLL Fault Detection

A BIST TPG for Low Power Dissipation and High Fault Coverage

A new ATPG technique (MultiDetect) for testing of analog macros in mixed-signal circuits

Diagnosis Framework for Locating Failed Segments of Path Delay Faults

Random Test Generation With Input Cube Avoidance

Similar Documents

A built-in self-test method for diagnosis of synchronous sequential circuits

Recursive Pseudo-Exhaustive Two-Pattern Generation

Distributed generation of weighted random patterns

Selection of a Fault Model for Fault Diagnosis Based on Unique Responses

Notes on multiple input signature analysis

A BIST Circuit for DLL Fault Detection

A BIST TPG for Low Power Dissipation and High Fault Coverage

A new ATPG technique (MultiDetect) for testing of analog macros in mixed-signal circuits

Diagnosis Framework for Locating Failed Segments of Path Delay Faults

Random Test Generation With Input Cube Avoidance