NDLI: Decoding the Golden Code: A VLSI Design

Content Provider	IEEE Xplore Digital Library
Author	Cerato, B. Masera, G. Viterbo, E.
Copyright Year	1993
Abstract	The recently proposed Golden code is an optimal space-time block code for 2 times 2 multiple-input-multiple-output (MIMO) systems. The aim of this work is the design of a VLSI decoder for a MIMO system coded with the Golden code. The architecture is based on a rearrangement of the sphere decoding algorithm that achieves maximum-likelihood (ML) decoding performance. Compared to other approaches, the proposed solution exhibits an inherent flexibility in terms of QAM modulation size and this makes our architecture particularly suitable for adaptive modulation schemes. Relying on the flexibility of this approach two different architectures are proposed: a parametric one able to achieve high decoding throughputs (> 165 Mb/s) while keeping low overall decoder complexity (45 KGates), a flexible implementation able to dynamically adapt to the modulation scheme (4-,16-,64-QAM) retaining the low complexity and high throughput features.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	156
Ending Page	160
Page Count	5
File Size	172948
File Format	PDF
ISSN	10638210
Volume Number	17
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Very large scale integration Maximum likelihood decoding MIMO Throughput Hardware Block codes Wireless communication Telecommunication network reliability Wireless LAN Computer architecture VLSI Digital architectures Golden code multiple-input–multiple-output (MIMO) sphere decoding
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

VLSI implementation of MIMO detection using the sphere decoding algorithm

A Radius Adaptive K-Best Decoder With Early Termination: Algorithm and VLSI Architecture

Design and Implementation of a Sort-Free K-Best Sphere Decoder

High-Throughput and Area-Efficient MIMO Symbol Detection Based on Modified Dijkstra's Search

Efficient Parallel Turbo-Decoding for High-Throughput Wireless Systems

Implementation Trade-Offs of Soft-Input Soft-Output MAP Decoders for Convolutional Codes

Probabilistic Spherical Detection and VLSI Implementation for Multiple-Antenna Systems

VLSI Implementation of a High-Throughput Iterative Fixed-Complexity Sphere Decoder

Small-Area and Low-Energy $K$-Best MIMO Detector Using Relaxed Tree Expansion and Early Forwarding

Decoding the Golden Code: A VLSI Design

Similar Documents

VLSI implementation of MIMO detection using the sphere decoding algorithm

A Radius Adaptive K-Best Decoder With Early Termination: Algorithm and VLSI Architecture

Design and Implementation of a Sort-Free K-Best Sphere Decoder

High-Throughput and Area-Efficient MIMO Symbol Detection Based on Modified Dijkstra's Search

Efficient Parallel Turbo-Decoding for High-Throughput Wireless Systems

Implementation Trade-Offs of Soft-Input Soft-Output MAP Decoders for Convolutional Codes

Probabilistic Spherical Detection and VLSI Implementation for Multiple-Antenna Systems

VLSI Implementation of a High-Throughput Iterative Fixed-Complexity Sphere Decoder

Small-Area and Low-Energy $K$-Best MIMO Detector Using Relaxed Tree Expansion and Early Forwarding

Decoding the Golden Code: A VLSI Design