NDLI: Worst Case Power/Ground Noise Estimation Using an Equivalent Transition Time for Resonance

Content Provider	IEEE Xplore Digital Library
Author	Salman, E. Friedman, E.G. Secareanu, R.M. Hartin, O.L.
Copyright Year	2004
Abstract	The nonmonotonic behavior of power/ground noise with respect to the transition time tr is investigated for an inductive power distribution network with a decoupling capacitor. The worst case power/ground noise obtained with fast switching characteristics is shown to be significantly inaccurate. An equivalent transition time that corresponds to resonance is presented to accurately estimate the worst case power/ground noise in the time domain. Furthermore, the sensitivity of the ground noise to the decoupling capacitance Cd and parasitic inductance Lg is evaluated as a function of the transition time. Increasing the decoupling capacitance is shown to efficiently reduce the noise for transition times smaller than twice the LC time constant, tr les 2radic(LgCd). Alternatively, reducing the parasitic inductance Lg is shown to be effective for transition times greater than twice the LC time constant, tr ges 2radic(LgCd). The peak noise occurs when the transition time is approximately equal to twice the LC time constant, tr ap 2radic(LgCd) , referred to as the equivalent transition time for resonance.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	997
Ending Page	1004
Page Count	8
File Size	609199
File Format	PDF
ISSN	15498328
Volume Number	56
Issue Number	5
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-05-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Resonance Semiconductor device noise Circuit noise Voltage Noise reduction Clocks Parasitic capacitance Inductance Integrated circuit noise Integrated circuit reliability worst case transition time Decoupling capacitance noise reduction noise sensitivity power/ground distribution network power/ground noise resonance target impedance
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Equivalent rise time for resonance in power/ground noise estimation

Shielding Methodologies in the Presence of Power/Ground Noise

Worst case power/ground noise estimation using an equivalent transition time for resonance.

Investigation of signal cable/ground plane resonant impedance

On-chip inductance cons and pros

Incremental Power Impedance Optimization Using Vector Fitting Modeling

Decoupling capacitor calculations for CMOS circuits

Parasitic resistance in an MOS transistor used as on-chip decoupling capacitance

On-Chip Power Noise Reduction Techniques in High Performance SoC-Based Integrated Circuits

Worst Case Power/Ground Noise Estimation Using an Equivalent Transition Time for Resonance

Similar Documents

Equivalent rise time for resonance in power/ground noise estimation

Shielding Methodologies in the Presence of Power/Ground Noise

Worst case power/ground noise estimation using an equivalent transition time for resonance.

Investigation of signal cable/ground plane resonant impedance

On-chip inductance cons and pros

Incremental Power Impedance Optimization Using Vector Fitting Modeling

Decoupling capacitor calculations for CMOS circuits

Parasitic resistance in an MOS transistor used as on-chip decoupling capacitance

On-Chip Power Noise Reduction Techniques in High Performance SoC-Based Integrated Circuits

Worst Case Power/Ground Noise Estimation Using an Equivalent Transition Time for Resonance