NDLI: Performance modeling using additive regression splines

Content Provider	IEEE Xplore Digital Library
Author	Chieh-Yuan Chao Milor, L.S.
Copyright Year	1988
Abstract	Circuit designers need to be able to predict variations in circuit performance as a function of variations in process parameters. Often the relation between process parameters and circuit performances is highly nonlinear, and the process is described by a large number of independent variables. Traditional approaches to modeling, like, polynomial regression, are not very accurate for such problems. In order to build accurate nonlinear models for high-dimensional problems, an algorithm has been implemented based on additive regression splines. The model building process is fully automated. The algorithm is used to build a model to predict the offset voltage of a parallel filter bank. This example demonstrates that very accurate nonlinear models can be constructed very efficiently.<>
Sponsorship	IEEE Electron Devices Society IEEE Components, Packaging, and Manufacturing Technology Society IEEE Reliability Society IEEE Solid-State Circuits Society
Starting Page	239
Ending Page	251
Page Count	13
File Size	1314750
File Format	PDF
ISSN	08946507
Volume Number	8
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-08-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Polynomials Circuit simulation Circuit optimization Manufacturing processes Analytical models Monte Carlo methods Performance analysis Equations Chaos Buildings
Content Type	Text
Resource Type	Article
Subject	Industrial and Manufacturing Engineering Condensed Matter Physics Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Analog statistical simulation

Complete Monte Carlo model description of lumped-element RSFQ logic circuits

Using multivariate nested distributions to model semiconductor manufacturing processes

Performance modeling of analog circuits using additive regression splines

Predictive subset testing: optimizing IC parametric performance testing for quality, cost, and yield

The integration of simulation and response surface methodology for the optimization of IC processes

Integrated circuit design for manufacturing through statistical simulation of process steps

Statistically based parametric yield prediction for integrated circuits

Parameters Variability Effects on Multiconductor Interconnects via Hermite Polynomial Chaos

Performance modeling using additive regression splines

Similar Documents

Analog statistical simulation

Complete Monte Carlo model description of lumped-element RSFQ logic circuits

Using multivariate nested distributions to model semiconductor manufacturing processes

Performance modeling of analog circuits using additive regression splines

Predictive subset testing: optimizing IC parametric performance testing for quality, cost, and yield

The integration of simulation and response surface methodology for the optimization of IC processes

Integrated circuit design for manufacturing through statistical simulation of process steps

Statistically based parametric yield prediction for integrated circuits

Parameters Variability Effects on Multiconductor Interconnects via Hermite Polynomial Chaos

Performance modeling using additive regression splines