NDLI: Wafer-level radiation testing for hardness assurance

Content Provider	IEEE Xplore Digital Library
Author	Shaneyfelt, M.R. Hughes, K.L. Schwank, J.R. Sexton, F.W. Fleetwood, D.M. Winokur, P.S. Enlow, E.W.
Copyright Year	1963
Abstract	To implement the qualified manufacturers list (QML) approach to hardness assurance in a practical and cost-effective manner, one must identify technology parameters that affect radiation hardness and bring them under statistical process control. To aid this effort, the authors have developed a wafer-level test system to map test-structure and IC response across a wafer. This system permits current-voltage and charge-pumping measurements on transistors, and high-frequency capacitance-voltage measurements on capacitors. For frequencies up to 50 MHz, the system provides a complete menu of functional and parametric IC tests. Wafer maps and histograms of test-structure and IC response are presented for a 1.2- mu m radiation-hardened CMOS technology to illustrate the capabilities of the wafer-level test system. Statistical and deterministic approaches to correlate test structure and IC response are discussed for this technology.<>
Sponsorship	IEEE Nuclear and Plasma Sciences Society Computer Applications in Nuclear and Plasma Sciences (CANPS) Lawrence Berkeley Lab. Lawrence Livermore Nat. Lab. APS College of William and Mary Continuous Electron Beam Accelerator Facility NASA Defence Nuclear Agency Sandia National Laboratories Jet Propulsion Laboratory Brookhaven Nat. Lab. Lawrence Livermore Nat. Lab IEEE/NPPS Radiat. Effects Committee Defence Nuclear Agency/DoD Sandia National Laboratories/DOE Jet Propulsion Laboratory/NASA Phillips Lab./DoD
Starting Page	1598
Ending Page	1605
Page Count	8
File Size	730363
File Format	PDF
ISSN	00189499
Volume Number	38
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1991-12-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Integrated circuit testing System testing CMOS technology Capacitance measurement Current measurement Manufacturing processes Process control Charge pumps Capacitance-voltage characteristics Capacitors
Content Type	Text
Resource Type	Article
Subject	Nuclear and High Energy Physics Electrical and Electronic Engineering Nuclear Energy and Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Implications of Characterization Temperature on Hardness Assurance Qualification

Design of charge pump circuit in low-voltage CMOS process with suppressed return-back leakage current

Implementing QML for radiation hardness assurance

Establishment of a Radiation Hardened CMOS Manufacturing Process

Revised model of thermally stimulated current in MOS capacitors

C-V Characterization of Nonlinear Capacitors using CBCM Method

New insights into radiation-induced oxide-trap charge through thermally-stimulated-current measurement and analysis (MOS capacitors)

A floating-gate technology for digital CMOS processes

An area-efficient PLL architecture in 90-nm CMOS

Wafer-level radiation testing for hardness assurance

Similar Documents

Implications of Characterization Temperature on Hardness Assurance Qualification

Design of charge pump circuit in low-voltage CMOS process with suppressed return-back leakage current

Implementing QML for radiation hardness assurance

Establishment of a Radiation Hardened CMOS Manufacturing Process

Revised model of thermally stimulated current in MOS capacitors

C-V Characterization of Nonlinear Capacitors using CBCM Method

New insights into radiation-induced oxide-trap charge through thermally-stimulated-current measurement and analysis (MOS capacitors)

A floating-gate technology for digital CMOS processes

An area-efficient PLL architecture in 90-nm CMOS

Wafer-level radiation testing for hardness assurance