NDLI: High-Efficiency Cellular Power Amplifiers Based on a Modified LDMOS Process on Bulk Silicon and Silicon-On-Insulator Substrates With Integrated Power Management Circuitry

Content Provider	IEEE Xplore Digital Library
Author	Tombak, A. Dening, D.C. Carroll, M.S. Costa, J. Spears, E.
Copyright Year	1963
Abstract	An RF high-voltage CMOS technology is presented for cost-effective monolithic integration of cellular RF transmit functions. The technology integrates a modified LDMOS RF power transistor capable of nearly comparable linear and saturated RF power characteristics to GaAs solutions at cellular frequency bands. Measured results for multistage cellular power amplifier (PA) designs processed on bulk-Si and silicon-on-insulator on high-resistivity Si substrates (1 kΩ·cm ) are presented. The low-band multistage PA achieves greater than 60% power-added efficiency (PAE) with more than 35.5-dBm output power. The high-band PA achieves 45%-53% PAE across the band with greater than 33.4-dBm output power. Measured linearity performance is presented using an EDGE modulation source. A dc/dc buck converter was also integrated in the PA die as the power management circuitry. Measured results for the output power, PAE, and spurious emissions in the receive band while the dc/dc converter is biasing the PA and running at different modes are reported.
Sponsorship	IEEE Microwave Theory and Techniques Society
Starting Page	1862
Ending Page	1869
Page Count	8
File Size	1678045
File Format	PDF
ISSN	00189480
Volume Number	60
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-06-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Radio frequency DC-DC power converters Substrates Silicon Power generation Temperature measurement Power measurement transmit module (TXM) Copper pillar flip-chip DC/DC converter front-end module (FEM) integrated power MOS (IPMOS) LDMOS receive (RX) band noise silicon-on-insulator (SOI) silicon power amplifier (PA) spurious
Content Type	Text
Resource Type	Article
Subject	Condensed Matter Physics Electrical and Electronic Engineering Radiation

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 2.4-GHz 24-dBm SOI CMOS Power Amplifier With Fully Integrated Reconfigurable Output Matching Network

A surface-potential-based high-voltage compact LDMOS transistor model

Design of a 1-MHz LLC Resonant Converter Based on a DSP-Driven SOI Half-Bridge Power MOS Module

High Power Digitally-Controlled SOI CMOS Attenuator With Wide Attenuation Range

A High Temperature Silicon Carbide mosfet Power Module With Integrated Silicon-On-Insulator-Based Gate Drive

A Watt-Level Stacked-FET Linear Power Amplifier in Silicon-on-Insulator CMOS

$Q$ -Band and $W$ -Band Power Amplifiers in 45-nm CMOS SOI

A High-Voltage LDMOS Compatible With High-Voltage Integrated Circuits on p-Type SOI Layer

Eliminating Back-Gate Bias Effects in a Novel SOI High-Voltage Device Structure

High-Efficiency Cellular Power Amplifiers Based on a Modified LDMOS Process on Bulk Silicon and Silicon-On-Insulator Substrates With Integrated Power Management Circuitry

Similar Documents

A 2.4-GHz 24-dBm SOI CMOS Power Amplifier With Fully Integrated Reconfigurable Output Matching Network

A surface-potential-based high-voltage compact LDMOS transistor model

Design of a 1-MHz LLC Resonant Converter Based on a DSP-Driven SOI Half-Bridge Power MOS Module

High Power Digitally-Controlled SOI CMOS Attenuator With Wide Attenuation Range

A High Temperature Silicon Carbide mosfet Power Module With Integrated Silicon-On-Insulator-Based Gate Drive

A Watt-Level Stacked-FET Linear Power Amplifier in Silicon-on-Insulator CMOS

$Q$ -Band and $W$ -Band Power Amplifiers in 45-nm CMOS SOI

A High-Voltage LDMOS Compatible With High-Voltage Integrated Circuits on p-Type SOI Layer

Eliminating Back-Gate Bias Effects in a Novel SOI High-Voltage Device Structure

High-Efficiency Cellular Power Amplifiers Based on a Modified LDMOS Process on Bulk Silicon and Silicon-On-Insulator Substrates With Integrated Power Management Circuitry