NDLI: Mechanical Design Optimization of a Package on Package

Content Provider	The American Society of Mechanical Engineers (ASME) Digital Collection
Author	Abhilash, R. Menon Lakhkar, Nikhil Karajgikar, Saket Agonafer, Dereje
Copyright Year	2009
Abstract	In the past decade, compact components such as Chip Scale Packages and flip chips were the work horses of miniaturization. However, emerging applications are now demanding even higher packaging density. In order to fulfill this requirement, three dimensional packaging was evolved. Advantages of three dimensional packaging structure include minimal conductor length and eliminate speed limiting inter chip interconnects. In order to reduce signal delays and to increase heat dissipation, lot of solutions like through silicon vias, thermal vias, stacking were implemented. Stacked packages are finding applications ranging from high-end servers to mobility products. Most common applications of stacked packages include high performance memory, DRAM, logic-memory stack, system in a package etc. Stacked packages can be package-on-package or die stacked (with several dice inside the same casing) or both. The thermo-mechanical design of package on package is very complex and often requires elaborate models and analysis with considerable CPU time. In this paper we have considered a package with both die stacking and package on package. In the first part of this study we considered a variety of cases resembling the applications that stacked CSP can go into. In this study, we have considered various geometries to optimize the design mechanically in thermo-cycling loading. The optimization function for this study is to minimize the package height without compromising its reliability in terms of thermo-cycles. “Package on package” family of packages is expensive to operate and to fabricate hence a prior simulation of various geometry of interconnects is necessary to understand how the package is going to behave in terms of number of cycles. In this study we have considered different thicknesses of die, die attach, top substrate and bottom substrate to optimize solder joint fatigue life. In this study SAC405 is considered.
Sponsorship	Electronic and Photonic Packaging Division
Starting Page	177
Ending Page	184
Page Count	8
File Format	PDF
ISBN	9780791843604
DOI	10.1115/InterPACK2009-89349
e-ISBN	9780791838518
Volume Number	ASME 2009 InterPACK Conference, Volume 2
Conference Proceedings	ASME 2009 InterPACK Conference collocated with the ASME 2009 Summer Heat Transfer Conference and the ASME 2009 3rd International Conference on Energy Sustainability
Language	English
Publisher Date	2009-07-19
Publisher Place	San Francisco, California, USA
Access Restriction	Subscribed
Subject Keyword	Logic processor Fatigue loading Package on package Memory Design engineering Optimization
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in