NDLI: Static task partitioning for locked caches in multi-core real-time systems

Please wait, while we are loading the content...

Wireless innovations for smartphones

Internet-of-energy: combining embedded computing and communication for the smart grid

Side channel attacks and the non volatile memory of the future

From sequential programming to flexible parallel execution

Power agnostic technique for efficient temperature estimation of multicore embedded systems

Siblingrivalry: online autotuning through local competitions

Energy efficient hybrid display and predictive models for embedded and mobile systems

Lazy cache invalidation for self-modifying codes

Architectural synthesis of flow-based microfluidic large-scale integration biochips

DaaC: device-reserved memory as an eviction-based file cache

Analytical approaches for performance evaluation of networks-on-chip

Embedded reconfigurable architectures

Computing without processors

Trends in automotive embedded systems

A cost-effective tag design for memory data authentication in embedded systems

A hybrid just-in-time compiler for android: comparing JIT types and the result of cooperation

Scenario-based design flow for mapping streaming applications onto on-chip many-core systems

Function inlining and loop unrolling for loop acceleration in reconfigurable processors

Energy efficient special instruction support in an embedded processor with compact isa

Static task partitioning for locked caches in multi-core real-time systems

Integrating software caches with scratch pad memory

A standards-based, fully-open software platform for smart embedded systems

Research issues in smart phones, notepads and related services

Static secure page allocation for light-weight dynamic information flow tracking

LLBT: an LLVM-based static binary translator

The RACECAR heuristic for automatic function specialization on multi-core heterogeneous systems

A low-overhead interconnect architecture for virtual reconfigurable fabrics

When less is more (LIMO):controlled parallelism forimproved efficiency

Revisiting level-0 caches in embedded processors

Static task partitioning for locked caches in multi-core real-time systems

Content Provider	ACM Digital Library
Author	Sarkar, Abhik Mueller, Frank Ramaprasad, Harini
Abstract	Locking cache lines in hard real-time systems is a common means to ensure timing predictability of data references and to lower bounds on worst-case execution time, especially in a multi-tasking environment. Growing processing demand on multi-tasking real-time systems can be met by employing scalable multi-core architectures, like the recently introduced tile-based architectures. This paper studies the use of cache locking on massive multi-core architectures with private caches in the context of hard real-time systems. In shared cache architectures, a single resource is shared among {\em all} the tasks. However, in scalable cache architectures with private caches, conflicts exist only among the tasks scheduled on one core. This calls for a cache-aware allocation of tasks onto cores. Our work extends the cache-unaware First Fit Decreasing (FFD) algorithm with a Naive locked First Fit Decreasing (NFFD) policy. We further propose two cache-aware static scheduling schemes: (1) Greedy First Fit Decreasing (GFFD) and (2) Colored First Fit Decreasing (CoFFD). This work contributes an adaptation of these algorithms for conflict resolution of partially locked regions. Experiments indicate that NFFD is capable of scheduling high utilization task sets that FFD cannot schedule. Experiments also show that CoFFD consistently outperforms GFFD resulting in lower number of cores and lower system utilization. CoFFD reduces the number of core requirements from 30% to 60% compared to NFFD. With partial locking, the number of cores in some cases is reduced by almost 50% with an increase in system utilization of 10%. Overall, this work is unique in considering the challenges of future multi-core architectures for real-time systems and provides key insights into task partitioning with locked caches for architectures with private caches.
Starting Page	161
Ending Page	170
Page Count	10
File Format	PDF
ISBN	9781450314244
DOI	10.1145/2380403.2380434
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2012-10-07
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Multi-core architectures Real-time systems Timing analysis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Predictable task migration for locked caches in multi-core systems

Static Task Partitioning for Locked Caches in Multicore Real-Time Systems

Predictable task migration for locked caches in multi-core systems

Static task partitioning for locked caches in multi-core real- time systems (2011)

Static task partitioning for locked caches in multi-core real- time systems (2011)

Push-assisted migration of real-time tasks in multi-core processors

Static task partitioning for locked caches in multicore real-time systems

Static task partitioning for locked caches in multicore real-time systems

Adaptive energy-efficient task partitioning for heterogeneous multi-core multiprocessor real-time systems

Static task partitioning for locked caches in multi-core real-time systems

Similar Documents

Predictable task migration for locked caches in multi-core systems

Static Task Partitioning for Locked Caches in Multicore Real-Time Systems

Predictable task migration for locked caches in multi-core systems

Static task partitioning for locked caches in multi-core real- time systems (2011)

Static task partitioning for locked caches in multi-core real- time systems (2011)

Push-assisted migration of real-time tasks in multi-core processors

Static task partitioning for locked caches in multicore real-time systems

Static task partitioning for locked caches in multicore real-time systems

Adaptive energy-efficient task partitioning for heterogeneous multi-core multiprocessor real-time systems

Static task partitioning for locked caches in multi-core real-time systems