NDLI: When less is more (LIMO):controlled parallelism forimproved efficiency

Please wait, while we are loading the content...

Wireless innovations for smartphones

Internet-of-energy: combining embedded computing and communication for the smart grid

Side channel attacks and the non volatile memory of the future

From sequential programming to flexible parallel execution

Power agnostic technique for efficient temperature estimation of multicore embedded systems

Siblingrivalry: online autotuning through local competitions

Energy efficient hybrid display and predictive models for embedded and mobile systems

Lazy cache invalidation for self-modifying codes

Architectural synthesis of flow-based microfluidic large-scale integration biochips

DaaC: device-reserved memory as an eviction-based file cache

Analytical approaches for performance evaluation of networks-on-chip

Embedded reconfigurable architectures

Computing without processors

Trends in automotive embedded systems

A cost-effective tag design for memory data authentication in embedded systems

A hybrid just-in-time compiler for android: comparing JIT types and the result of cooperation

Scenario-based design flow for mapping streaming applications onto on-chip many-core systems

Function inlining and loop unrolling for loop acceleration in reconfigurable processors

Energy efficient special instruction support in an embedded processor with compact isa

Static task partitioning for locked caches in multi-core real-time systems

Integrating software caches with scratch pad memory

A standards-based, fully-open software platform for smart embedded systems

Research issues in smart phones, notepads and related services

Static secure page allocation for light-weight dynamic information flow tracking

LLBT: an LLVM-based static binary translator

The RACECAR heuristic for automatic function specialization on multi-core heterogeneous systems

A low-overhead interconnect architecture for virtual reconfigurable fabrics

When less is more (LIMO):controlled parallelism forimproved efficiency

Revisiting level-0 caches in embedded processors

When less is more (LIMO):controlled parallelism forimproved efficiency

Content Provider	ACM Digital Library
Author	Narayanasamy, Satish Mahlke, Scott Chadha, Gaurav
Abstract	While developing shared-memory programs, programmers often contend with the problem of how many threads to create for best efficiency. Creating as many threads as the number of available processor cores, or more, may not be the most efficient configuration. Too many threads can result in excessive contention for shared resources, wasting energy, which is of primary concern for embedded devices. Furthermore, thermal and power constraints prevent us from operating all the processor cores at the highest possible frequency, favoring fewer threads. The best number of threads to run depends on the application, user input and hardware resources available. It can also change at runtime making it infeasible for the programmer to determine this number. To address this problem, we propose LIMO, a runtime system that dynamically manages the number of running threads of an application for maximizing peformance and energy-efficiency. LIMO monitors threads' progress along with the usage of shared hardware resources to determine the best number of threads to run and the voltage and frequency level. With dynamic adaptation, LIMO provides an average of 21% performance improvement and a 2x improvement in energy-efficiency on a 32-core system over the default configuration of 32 threads for a set of concurrent applications from the PARSEC suite, the Apache web server, and the Sphinx speech recognition system.
Starting Page	141
Ending Page	150
Page Count	10
File Format	PDF
ISBN	9781450314244
DOI	10.1145/2380403.2380431
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2012-10-07
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Dynamic multi-threading Dynamic voltage and frequency scaling
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

When less is more (limo): controlled parallelism for improved efficiency.

Energy efficiency for coordinated multi-point uplink with dynamic voltage frequency scaling

Dynamic voltage frequency scaling for multi-tasking systems using online learning

Adaptative Techniques to Reduce Power in Digital Circuits

Analysis of dynamic voltage/frequency scaling in chip-multiprocessors

An Analytical Dynamic Scaling of Supply Voltage and Body Bias Based on Parallelism-Aware Workload and Runtime Distribution

Variation-aware dynamic voltage/frequency scaling

Extended dynamic voltage scaling for low power design

Dynamic voltage frequency scaling for multi-tasking systems using online learning

When less is more (LIMO):controlled parallelism forimproved efficiency

Similar Documents

When less is more (limo): controlled parallelism for improved efficiency.

Energy efficiency for coordinated multi-point uplink with dynamic voltage frequency scaling

Dynamic voltage frequency scaling for multi-tasking systems using online learning

Adaptative Techniques to Reduce Power in Digital Circuits

Analysis of dynamic voltage/frequency scaling in chip-multiprocessors

An Analytical Dynamic Scaling of Supply Voltage and Body Bias Based on Parallelism-Aware Workload and Runtime Distribution

Variation-aware dynamic voltage/frequency scaling

Extended dynamic voltage scaling for low power design

Dynamic voltage frequency scaling for multi-tasking systems using online learning

When less is more (LIMO):controlled parallelism forimproved efficiency