NDLI: ISPD 2010 high performance clock network synthesis contest: benchmark suite and results

Please wait, while we are loading the content...

Going with the flow: bridging the gap between theory and practice in physical design

Thinking outside of the chip

Analog layout synthesis: what's missing?

Adding a new dimension to physical design

Logical and physical restructuring of fan-in trees

Dummy fill optimization for enhanced manufacturability

Skew management of NBTI impacted gated clock trees

Impact of local interconnects on timing and power in a high performance microprocessor

SafeChoice: a novel clustering algorithm for wirelength-driven placement

Physical design of biological systems

Design planning trends and challenges

B-escape: a simultaneous escape routing algorithm based on boundary routing

Design platform for electrical and physical co-design of analog circuits

Physical design implementation for 3D IC: methodology and tools

Ultra-fast interconnect driven cell cloning for minimizing critical path delay

Density gradient minimization with coupling-constrained dummy fill for CMP control

Accurate clock mesh sizing via sequential quadraticprogramming

Interconnect power and delay optimization by dynamic programming in gridded design rules

Droplet-routing-aware module placement for cross-referencing biochips

What makes a design difficult to route

FOARS: FLUTE based obstacle-avoiding rectilinear steiner tree construction

Automatic generation of hierarchical placement rules for analog integrated circuits

Efficient design practices for thermal management of a TSV based 3D IC system

ITOP: integrating timing optimization within placement

Total sensitivity based dfm optimization of standard library cells

ISPD 2010 high performance clock network synthesis contest: benchmark suite and results

Performance study of VeSFET-based, high-density regular circuits

A two-stage ILP-based droplet routing algorithm for pin-constrained digital microfluidic biochips

Physical design challenges beyond the 22nm node

Completing high-quality global routes

An analytical placer for mixed-size 3D placement

Physical synthesis of bus matrix for high bandwidth low power on-chip communications

A matching based decomposer for double patterning lithography

A statistical framework for designing on-chip thermal sensing infrastructure in nano-scale systems

Challenges and opportunities in optimization of automotive electronics

Optimal wiring topology for electromigration avoidance considering multiple layers and obstacles

ISPD 2010 high performance clock network synthesis contest: benchmark suite and results

Content Provider	ACM Digital Library
Author	Sze, C. N.
Abstract	In the talk, the details of ISPD 2010 high performance clock network synthesis contest will be introduced. Compared to first clock network synthesis contest in 2009, the rules have been revised to better reflect the real problems from the industry. Instead of clock latency range upon two simulations with different supply voltage settings, the total clock power (modeled by capacitance) is set to be the major judging criteria. However, a valid clock distribution network solution must have local clock skew under a preset limit. Only local clock skew constraints will be enforced because (1) early mode timing violations are often limited in local regions, and (2) local timing violations often directly lead to congestion problems which are very hard to fix. Moreover, delay variation will be formulated in the contest and simplified Monte Carlo simulation will be used to evaluate valid solutions. More importantly, a new set of benchmarks will be announced and used to decide the winner of the contest. These test-cases are all directly derived from real industrial microprocessor and high-performance ASIC designs and they have over 1000 clock sinks. More than ten academic clock synthesis tools have participated in the contest and the final results will be announced during this talk.
Starting Page	143
Ending Page	143
Page Count	1
File Format	PDF
ISBN	9781605589206
DOI	10.1145/1735023.1735058
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2010-03-14
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Vlsi Clock network synthesis Benchmarks Physical design
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Ispd2009 clock network synthesis contest

The ISPD global routing benchmark suite

The ISPD-2011 routability-driven placement contest and benchmark suite

The ISPD-2012 discrete cell sizing contest and benchmark suite

The ISPD2005 placement contest and benchmark suite

ISPD 2006 Placement Contest: Benchmark Suite and Results

The DAC 2012 routability-driven placement contest and benchmark suite

The ISPD-98 Circuit Benchmark Suite (1998)

2012 TAU power grid simulation contest: benchmark suite and results

ISPD 2010 high performance clock network synthesis contest: benchmark suite and results

Similar Documents

Ispd2009 clock network synthesis contest

The ISPD global routing benchmark suite

The ISPD-2011 routability-driven placement contest and benchmark suite

The ISPD-2012 discrete cell sizing contest and benchmark suite

The ISPD2005 placement contest and benchmark suite

ISPD 2006 Placement Contest: Benchmark Suite and Results

The DAC 2012 routability-driven placement contest and benchmark suite

The ISPD-98 Circuit Benchmark Suite (1998)

2012 TAU power grid simulation contest: benchmark suite and results

ISPD 2010 high performance clock network synthesis contest: benchmark suite and results