NDLI: Equivalence checking using Gröbner bases

Please wait, while we are loading the content...

Formal verification for computer security: lessons learned and future directions

Understanding evolution through algorithms

Network verification: when Clarke meets Cerf

Machine learning and systems for the next frontier in formal verification

Verifying hyperproperties of hardware systems

A paradigm shift in verification methodology

Program synthesis for networks

The FMCAD 2016 graduate student forum

Soundness of the quasi-synchronous abstraction

Synthesizing adaptive test strategies from temporal logic specifications

Reducing interpolant circuit size by ad-hoc logic synthesis and SAT-based weakening

Extracting behaviour from an executable instruction set model

Categorical semantics of digital circuits

Equivalence checking by logic relaxation

Minimal unsatisfiable core extraction for SMT

Efficient uninterpreted function abstraction and refinement for word-level model checking

Optimizing horn solvers for network repair

On ∃ ∀ ∃! solving: a case study on automated synthesis of magic card tricks

Property-directed k-induction

Lazy proofs for DPLL(T)-based SMT solvers

Verifiable hierarchical protocols with network invariants on parametric systems

Modular specification and verification of a cache-coherent interface

Proof certificates for SMT-based model checkers for infinite-state systems

Routing under constraints

A consistency checker for memory subsystem traces

Hybrid partial order reduction with under-approximate dynamic points-to and determinacy information

Formal verification of division and square root implementations, an Oracle report

Integrating proxy theories and numeric model lifting for floating-point arithmetic

Trustworthy specifications of ARM® v8-A and v8-M system level architecture

Equivalence checking using Gröbner bases

Accurate ICP-based floating-point reasoning

Swapper: a framework for automatic generation of formula simplifiers based on conditional rewrite rules

Lazy sequentialization for TSO and PSO via shared memory abstractions

Combining requirement mining, software model checking and simulation-based verification for industrial automotive systems

Equivalence checking using Gröbner bases

Content Provider	ACM Digital Library
Author	Große, Daniel Soeken, Mathias Sayed-Ahmed, Amr Drechsler, Rolf
Abstract	Motivated by the recent success of the algebraic computation technique in formal verification of large and optimized gate-level multipliers, this paper proposes algebraic equivalence checking for handling circuits that contain both complex arithmetic components as well as control logic. These circuits pose major challenges for existing proof techniques. The basic idea of Algebraic Combinational Equivalence Checking (ACEC) is to model the two compared circuits in form of Gröbner bases and combine them into a single algebraic model. It generates bit and word relationship candidates between the internal variables of the two circuits and tests their membership in the combined model. Since the membership testing does not scale for the described setting, we propose reverse engineering to extract arithmetic components and to abstract them to canonical representations. Further we propose arithmetic sweeping which utilizes the abstracted components to find and prove internal equivalences between both circuits. We demonstrate the applicability of ACEC for checking the equivalence of a floating point multiplier (including full IEEE-754 rounding scheme) against several optimized and diversified implementations.
Starting Page	169
Ending Page	176
Page Count	8
File Format	PDF
ISBN	9780983567868
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2016-10-03
Publisher Place	Austin
Access Restriction	Subscribed
Subject Keyword	Gröbner bases Reverse engineering Equivalence checking Floating-point multiplier Formal verification
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Formal Verification of the Pentium 4 Floating-Point Multiplier (2002)

The formal verification of a pipelined double-precision IEEE floating-point multiplier (1995)

The formal verification of a pipelined double-precision IEEE floating-point multiplier

Computing floating-point gröbner bases stably

Efficient and Exhaustive Floating Point Verification Using Sequential Equivalence Checking

Equivalence Verification of Large Galois Field Arithmetic Circuits using Word-Level Abstraction via Gröbner Bases

Formal Verification of the Pentium® 4 Floating-Point Multiplier

Equivalence verification of large Galois field arithmetic circuits using word-level abstraction via Gröbner bases

Cutpoints for formal equivalence verification of embedded software

Equivalence checking using Gröbner bases

Similar Documents

Formal Verification of the Pentium 4 Floating-Point Multiplier (2002)

The formal verification of a pipelined double-precision IEEE floating-point multiplier (1995)

The formal verification of a pipelined double-precision IEEE floating-point multiplier

Computing floating-point gröbner bases stably

Efficient and Exhaustive Floating Point Verification Using Sequential Equivalence Checking

Equivalence Verification of Large Galois Field Arithmetic Circuits using Word-Level Abstraction via Gröbner Bases

Formal Verification of the Pentium® 4 Floating-Point Multiplier

Equivalence verification of large Galois field arithmetic circuits using word-level abstraction via Gröbner bases

Cutpoints for formal equivalence verification of embedded software

Equivalence checking using Gröbner bases