NDLI: Synthesizing adaptive test strategies from temporal logic specifications

Please wait, while we are loading the content...

Formal verification for computer security: lessons learned and future directions

Understanding evolution through algorithms

Network verification: when Clarke meets Cerf

Machine learning and systems for the next frontier in formal verification

Verifying hyperproperties of hardware systems

A paradigm shift in verification methodology

Program synthesis for networks

The FMCAD 2016 graduate student forum

Soundness of the quasi-synchronous abstraction

Synthesizing adaptive test strategies from temporal logic specifications

Reducing interpolant circuit size by ad-hoc logic synthesis and SAT-based weakening

Extracting behaviour from an executable instruction set model

Categorical semantics of digital circuits

Equivalence checking by logic relaxation

Minimal unsatisfiable core extraction for SMT

Efficient uninterpreted function abstraction and refinement for word-level model checking

Optimizing horn solvers for network repair

On ∃ ∀ ∃! solving: a case study on automated synthesis of magic card tricks

Property-directed k-induction

Lazy proofs for DPLL(T)-based SMT solvers

Verifiable hierarchical protocols with network invariants on parametric systems

Modular specification and verification of a cache-coherent interface

Proof certificates for SMT-based model checkers for infinite-state systems

Routing under constraints

A consistency checker for memory subsystem traces

Hybrid partial order reduction with under-approximate dynamic points-to and determinacy information

Formal verification of division and square root implementations, an Oracle report

Integrating proxy theories and numeric model lifting for floating-point arithmetic

Trustworthy specifications of ARM® v8-A and v8-M system level architecture

Equivalence checking using Gröbner bases

Accurate ICP-based floating-point reasoning

Swapper: a framework for automatic generation of formula simplifiers based on conditional rewrite rules

Lazy sequentialization for TSO and PSO via shared memory abstractions

Combining requirement mining, software model checking and simulation-based verification for industrial automotive systems

Synthesizing adaptive test strategies from temporal logic specifications

Content Provider	ACM Digital Library
Author	Pill, Ingo Bloem, Roderick Könighofer, Robert Röck, Franz
Abstract	Constructing good test cases is difficult and time-consuming, especially if the system under test is still under development and its exact behavior is not yet fixed. We propose a new approach to compute test cases for reactive systems from a given temporal logic specification. The tests are guaranteed to reveal certain simple bugs (like occasional bit-flips) in every realization of the specification and for every behavior of the uncontrollable part of the system's environment. We aim at unveiling faults for the lowest of four fault occurrence frequencies possible (ranging from a single occurrence to persistence). Based on well-established hypotheses from fault-based testing, we argue that such tests are also sensitive for more complex bugs. Since the specification may not define the system behavior completely, we use reactive synthesis algorithms (with partial information) to compute adaptive test strategies that react to behavior at runtime. We work out the underlying theory and present first experiments demonstrating that our approach can be applied to industrial specifications and that the resulting strategies are capable of detecting bugs that are hard to detect with random testing.
Starting Page	17
Ending Page	24
Page Count	8
File Format	PDF
ISBN	9780983567868
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2016-10-03
Publisher Place	Austin
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Synthesizing adaptive test strategies from temporal logic specifications

Synthesizing Adaptive Test Strategies from Temporal Logic Specifications

Generating online test oracles from temporal logic specifications

Generating oracles from your favorite temporal logic specifications

Synthesizing Distributed Energy Resources in Microgrids with Temporal Logic Specifications

Synthesizing fault-tolerant programs from deontic logic specifications

Reactive synthesis from signal temporal logic specifications

Generating oracles from your favorite temporal logic specifications

Automated Generation of Test Scripts from Temporal Logic Specifications (2000)

Synthesizing adaptive test strategies from temporal logic specifications

Similar Documents

Synthesizing adaptive test strategies from temporal logic specifications

Synthesizing Adaptive Test Strategies from Temporal Logic Specifications

Generating online test oracles from temporal logic specifications

Generating oracles from your favorite temporal logic specifications

Synthesizing Distributed Energy Resources in Microgrids with Temporal Logic Specifications

Synthesizing fault-tolerant programs from deontic logic specifications

Reactive synthesis from signal temporal logic specifications

Generating oracles from your favorite temporal logic specifications

Automated Generation of Test Scripts from Temporal Logic Specifications (2000)

Synthesizing adaptive test strategies from temporal logic specifications